Fast detection of open-switch fault in cascaded H-bridge multilevel converter

M. Shahbazi, M.R. Zolghadri*, M. Khodabandeh, and S. Ouni

Center of Excellence in Power System Management & Control (CEPSMC), Sharif University of Technology, Tehran, P.O. Box 11155-8639, Iran.

Received 13 January 2016; received in revised form 20 August 2016; accepted 24 December 2016

KEYWORDS
Power-switch fault detection; Open-switch fault; Multilevel converter; Cascaded H-bridge converter Insulated Gate Bipolar Transistor (IGBT).

Abstract. Cascaded H-bridge converter has been utilized recently in different high-power applications due to its modular and simple structure. In order to have a balanced operation after a fault occurrence in this converter, it is necessary to detect the switch fault and its location. In this paper, a fast power-switch fault detection method is presented to identify a fault and its location. Only one voltage measurement per phase is required by this method, and the fault detection is faster compared to the existing methods. Moreover, it is suitable for implementation on an FPGA device due to the use of simple math, relational, and state machine blocks. The proposed method is verified by computer simulations and FPGA-based experimental tests.

© 2018 Sharif University of Technology. All rights reserved.

1. Introduction

Multi-level converters have been used in recent years in a large number of power electronics applications due to their promising benefits over the conventional two-level converters, especially in high-power applications. Amongst structures for multi-level converters are diode clamped [1], flying capacitor [2], and Cascaded H-bridge (CHB) converters [3-8]. CHB consists of cascaded connection of H-bridges in each phase and, therefore, has been an interesting solution in high power applications due to its simple and modular structure. In this converter, each switching device has to withstand only a portion of the total voltage. Therefore, CHB can produce higher voltages while producing lower harmonics.

However, having a large number of devices significantly increases the risk of failure in one of the power converter switches. Therefore, it is important to detect and compensate for fault occurrence in these converters. Several methods have been proposed for the post-fault operation of multi-level converter [9-17], providing the possibility of balanced operation of the converter, even after a fault. The faster the fault is detected, the smaller its effect on the system performance will be. In addition, using a large number of additional sensors for Fault Detection (FD) will in turn increase the cost and reduce the system reliability; therefore, it is desired to lower the number of additional sensors as much as possible.

In this paper, the cascaded H-bridge converter and open-circuit power-switch fault detection are concerned. A diagram of a CHB converter is given in Figure 1.

Few fault detection schemes are proposed in the literature for detection of the fault and its location in CHB converters. A method based on voltage magnitude measurement is presented in [18], yet it is relevantly slow in detecting faults. A fault can be detected within one fundamental cycle (a few milliseconds) in
this method. In [12, 19], some methods based on the artificial intelligence are proposed for the fault detection in CHB. In [12], Neural Network (NN) classification is used for fault diagnosis. A multi-layer perceptron network is used for detecting the type and location of the fault. Moreover, a genetic algorithm optimization technique is used to optimize the NN training. The fault detection time has been in place around six fundamental periods. Overall, this method is not very quick and is complicated for practical implementation; further, its performance depends on the correct training of the NN. A similar method is proposed in [19], which has the same drawbacks. In [20], the fault detection is based on the spectral analysis of the phase output voltage. The magnitude and phase angle of switching frequency component of the output phase voltage are observed in this method for fault detection. This method has better performance compared to previous ones; however, it uses a complicated approach to fault detection that is not very easy to implement. In addition, this approach may experience difficulties in finding faulty cell’s location when a higher number of cells are utilized. In [21], Fast Fourier Transform is used on the output voltages to preprocess these signals. Then, PCA (Principal Component Analysis) is used to extract the fault signatures and, finally, multi-class Relevance Vector Machine (mRVM) is used to classify fault samples. Fault detection times of around 50–130 ms are reported in simulation and experimental test. However, the fault detection is very complicated, and still relatively slow.

In this paper, a very fast method for detection of open-switch faults is developed and, then, validated for multi-level CHB converters. This method is capable of detecting the fault and its location in a few hundreds of microseconds, which is several times faster compared to the previous methods [12, 19, 21] and is comparable with [20]. Moreover, the proposed method uses only simple math, relational and state machine blocks; therefore, its implementation on a digital target, such as FPGA, would be easy. Like previous methods, only the output phase voltage measurement is required; therefore, no additional cost is imposed on the system.

In the following, first, the multi-level CHB converter is reviewed. Then, in Section 3, the proposed fault detection method is detailed. The simulation results are provided in Section 4. The FD method is implemented on an FPGA, experimental tests are carried out, and the results are discussed in Section 5. Both simulation and experimental tests are in accordance and testify to the effectiveness and high performance of the proposed method.

2. Multi-level CHB converter

2.1. The structure

A three-phase CHB converter is shown in Figure 1. Each cell consists of an H-bridge inverter and an isolated DC source. One cell is depicted in Figure 2. Normally, all DC sources have the same DC voltage. The switches’ commands in each leg of the H-bridge inverter are complementary. An additional switch, $S_T$, is used between the two output terminals of the cell, allowing the cell to be bypassed in case of a fault. In this way, other cells can continue powering the load [20].

Since each cell can produce three voltage levels, the maximum voltage level of each output phase will be $2n + 1$, where $n$ is the number of the cells per phase.

Different modulation methods are suggested for output voltage control of this topology. The most popular methods are Phase Shifted Pulse Width Modulation (PSPWM) and level-shifted PWM [21, 22]. PSPWM method is the most suitable PWM which is recommended for cascaded H-bridge converters [23] and is extensively used for its ease of implementation, even for power distribution amongst the cells. Moreover, this method produces “$n$” times lower switching losses than the level shifted PWM [24]. In this paper, the PSPWM is concerned due to its better performances. In this method, each cell is controlled as a unipolar PWM inverter. The same reference signal is used in all unipolar PWM blocks of a given phase, while the carrier signals of the cells are shifted with respect to each other. In a CHB converter with “$n$” cells, the carrier signal of cell $(i)$ is $180^\circ/n$ shifted with respect to

![Figure 1. Three-phase CHB.](image1)

![Figure 2. One elementary cell of the CHB with bypass switch.](image2)
the cell number \((i-1)\). For each cell, the second carrier that is required for its second leg (switches \(S_1\) and \(S_2\)) is produced by negation of this carrier. Figure 3 shows the operation principle for an 11-level (five cells per phase) converter. The effective output frequency is \(2n\) times the carrier frequency. Therefore, it is possible to have an equivalent high switching frequency at the output of the converter even by using a low switching frequency in each cell. Hence, the switching losses of each cell can be reduced. It is also evident that each switching has an effect on the output voltage, and as later is shown, it is possible to use this expected effect along with the measured output voltage to detect a fault.

![Image](image_url)

**Figure 3.** Normalized values of the modulation and carrier signals, the cell output voltages, and the phase output voltage in PSPWM for a five-cell (11-level) CHB converter.

3. Fault detection algorithm

Fast fault detection is mandatory in power electronics converters in order to minimize the undesirable behavior of the converter by changing the converter topology or the control method after fault detection. For DC-DC and conventional two-level converters, fast detection methods are proposed in [25,26]. In this paper, a generalized version of those method is proposed for the CHB converter that not only detects the fault, but also detects the faulty cell, which is necessary for the reconfiguration of the converter in order to be capable of using any of the post-fault control methods proposed in [12,16,18]. In this paper, open-circuit faults are considered. For short-circuit switch faults, normally, using fast-acting fuses, the converter topology will become similar to that after an open-switch fault [25], or special supplementary hardware is needed to detect the fault, as the software methods are not fast enough to detect the short-circuit switch faults. It is also worth mentioning that many drivers have the possibility to identify the short-circuited switches and stop the operation [27,28]. Nonetheless, this is outside the scope of this paper.

3.1. Fault detection

In the ideal condition, an open-switch fault can be easily detected by comparing the measured and estimated phase voltages of the converter. By considering a single cell (cell \(C\)) in one phase of a CHB converter as shown in Figure 2, let us assume that the fault is in \(S_1\) switch. Clearly, the observations can be generalized to other switches as well. Gate command for switch \(k\) is shown with \(T_k \in \{0,1\}\), and commands for two switches in each leg are complementary. The phase output current is shown by \(i_{\text{cell}}\), and \(V_{DC}\) is the DC voltage at the input of the cell (see Figure 2). For a fault in \(S_1\), when \(T_1 T_3 = 10\) and \(i_{\text{cell}} < 0\), diode \(D_{S2}\) conducts instead of \(S_1\); therefore, while the estimated output voltage is \(V_{DC}\), the measured voltage would be equal to 0. If \(i_{\text{cell}} > 0\), diode \(D_{S1}\) conducts and the converter would behave normally; therefore, no fault in the system can be detected. For the fault in \(S_1\), estimated and measured voltages of the cell and the error between them are resumed in Table 1. Herein, \(V_{eS,C}\) and \(V_{m,C}\) represent the estimated and measured voltages of cell \(C\), respectively. It is assumed that

<table>
<thead>
<tr>
<th>(T_1 T_3)</th>
<th>(V_{eS,C})</th>
<th>(V_{m,C})</th>
<th>Error = (V_{eS,C} - V_{m,C})</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>01</td>
<td>(-V_{DC})</td>
<td>(-V_{DC})</td>
<td>0</td>
</tr>
<tr>
<td>10</td>
<td>(+V_{DC})</td>
<td>0</td>
<td>(+V_{DC})</td>
</tr>
<tr>
<td>11</td>
<td>0</td>
<td>(-V_{DC})</td>
<td>(+V_{DC})</td>
</tr>
</tbody>
</table>
\(i_{\text{cell}} < 0\); therefore, the fault in \(S_1\) will affect the output voltage of the cell.

Since the measured and estimated voltages are equal in normal operation in other cells, the total error between measured and estimated voltages can be written as:

\[
V_{es} - V_m = V_{es,C} - V_{m,C} = +V_{DC}.
\]

Therefore, the fault in any of the switches can be effectively detected.

However, in practice, the estimated and measured voltages are always different, mostly due to measurement and discretizing errors, and more importantly because of non-ideal behaviors of the switches and the drivers, such as turn-off and turn-on delay times and dead time generated by the controllers or drivers. Therefore, to avoid false detection, separate time and voltage criteria must be adopted to account for the probable time and voltage mismatches. On the other hand, in order to make the fault-tolerant control possible, not only the occurrence of a fault, but also its location must be detected. Generally, it is necessary to detect the faulty cell and bypass it to continue the operation of the converter. The proposed method is designed to account for voltage mismatches and detect the fault and its location very quickly.

Figure 4 shows the proposed detection method. Only one voltage measurement per phase is required by this method, and it consists of simple blocks that make its implementation on FPGA easy. First, the estimated voltage is produced using the gate commands of the switches and \(DC\) voltages of the cells. Then, error between estimated and measured voltages is calculated. Fault is detected by evaluating this error, using two levels of mismatch compensation for voltage and time, as discussed before. First, two comparators check if the voltage error amplitude is large enough. If the voltage error is larger than \(C_V\) or smaller than \(-C_V\), output of these comparators becomes ‘1’. As previously observed, a fault will induce a voltage error equal to \(\pm V_{DC}\); thus, choosing \(C_V = V_{DC}/2\) seems very reasonable for voltage mismatch compensation.

Assuming that the fault detection algorithm operates with a 500 kHz clock, a moving sum is then performed for 15 sampling periods (equal to a window length of 30 \(\mu s\)) on these outputs to see in how many samples the voltage error has been considerable. Moving sum, also known as the running sum, is a simple form of a Finite Impulse Response (FIR) filter and is defined as the sum of elements over a moving window of values with length \(N\), as shown in Eq. (2):

\[
y(n) = x(n) + x(n - 1) + \cdots + x(n - N + 1). \quad (2)
\]

Herein, the moving sum shows in how many of the last observed samples (the observation window) the input has been equal to one.

The outputs of the moving sum blocks are investigated then, and if they are larger than \(C_t\), then one can be sure that a fault has occurred somewhere in the circuit. Since the observation window considers 15 samples, \(C_t\) is chosen equal to 12.

### 3.2. Fault location identification

After fault detection, it is necessary to detect the fault location as well. Herein, a simple, yet effective, method is used because the voltage error disappears and the converter acts normally again when the command of the faulty switch goes back to zero. The third comparison and moving sum unit detect the fault removal and signal it to the Fault Detection State Machine (FDSM). As it is visible in Figure 4, when the error voltage is less than \(C_V\) and larger than \(-C_V\) for at least \(C_t\) samples, one can be sure that there is no fault in the system, and the Fault_removed input of the FDSM will become equal to 1. The FDSM is shown in Figure 5.

If a fault is already detected, one of the Fault_positive or Fault_negative states in FDSM is active, and the SM is waiting for the fault removal signal (Fault_removed) to arrive. When this signal arrives, it is only necessary to investigate in which cell(s) a switching has occurred among previous \(C_t\) samples. This is done by means of \(D_{IP}\) and \(D_{IN}\) signals. Figure 6 shows \(D_{IP}\) and \(D_{IN}\) generations for one cell. For each cell, basically, these signals show if a switching is commanded that increases or decreases the cell’s output voltage in the last \(C_t\) sampling. In

---

**Figure 4.** Proposed fault detection scheme for CHB converter.
other words, $D_{lp}$ means that a positive voltage step is commanded, and $D_{ln}$ means that a negative voltage step is commanded.

Basically, a switching in $S_1$ or $S_4$ will tend to increase the output voltage by $V_{DC}$, while a switching in $S_2$ or $S_3$ will decrease it by $V_{DC}$. That is why $T_1$ and $T_4$ are associated with $D_{lp}$ (positive voltage step), while $T_2$ and $T_3$ are associated with $D_{ln}$ (negative voltage step) in Figure 6. If the error is positive and the fault removal signal arrives, it can be concluded that a decreasing switching has occurred, which corresponds to one $D_{ln}$ signal going high. Based on $D_{ln}$ signals, the next state in the FDSM can be detected. For a negative error, similar reasoning applies. The FDSM stays in the faulty states ($\text{Fault in } C_i, i \in \{1 : N\}$) upon entering them, as long as a reset signal is not applied.

Finally, $\text{Fault in } C_i$ outputs go high when the corresponding state is active. These outputs may be used in the fault-tolerant scheme to reconfigure the structure and control appropriately. In Figure 4, their information is combined to determine the faulty cell’s number.

It is worth mentioning that after reconfiguration, the FDSM can be reset, and fault detection will be again possible for other switches, as long as the necessary changes in the calculation of the estimated voltage are applied.

One special condition is particularly interesting when two switchings have occurred in two legs during the last $C_t$ sampling periods, because it is important to detect which one has been responsible for fault removal. In other words, it is important that only one $D_{lp}$ and $D_{ln}$ signal be present in the observation window; otherwise, the FDST cannot decide between two $D_{lp}$ or $D_{ln}$ signals. Figure 7 shows an example of such a condition for a Phase Shifted PWM (PSPWM). Referring to Figure 3, it can be verified that when a carrier becomes larger than the modulation signal, voltage of the corresponding cell will experience a $+V_{DC}$ change (rising level), and vice versa. The modulation signal frequency is several times smaller than the carrier frequency; therefore, it can be confirmed visually in Figure 7 that the minimum time between two $+V_{DC}$ or two $-V_{DC}$ transitions is equal to:

$$T_{\text{min}} \approx \frac{1}{2NF_s}.$$  \hspace{1cm} (3)

If this minimum time is larger than the sampling window, the fault detection algorithm sees only one positive or negative transition; therefore, it can detect any fault effectively. Normally, this minimum time is at least several times larger than the length of sampling window. Herein, a conservatively large window time of $T_{\text{window}} = 30 \mu s$ is used in accordance with the value for experimental setups reported in [25]; therefore, if $T_{\text{min}} > 30 \mu s$, the FDA can work correctly. For a 5-cell converter, this translates to switching frequency calculated below:

$$f_s \leq \frac{1}{2 \times 5 \times 30 \mu s} = 3333 \text{ Hz}.$$ \hspace{1cm} (4)

Normally, the switching frequency is well beyond this limit, even with the conservative choice of $T_{\text{window}}$ in this study.

4. Simulation results

Simulations are carried out to evaluate the effectiveness of the proposed method. A five-cell (11-level) three-
phase CHB converter is simulated. DC-link voltages of the cells are equal to 1700 V. The fundamental switching frequency is equal to 1000 Hz, resulting in a $2 \times n \times f = 2 \times 5 \times 1000 = 10$ (kHz) equivalent switching frequency. We consider an open-loop control of the converter, and by using PSPWM, it generates a sinusoidal voltage at the converter’s output. A fault is introduced in switch $S_1$ of cell 2 at $t = 0.035$ s. The fault detection algorithm operates with a 500 kHz clock. Since the estimated and measured voltages are different, $MS_{positive}$ or $MS_{negative}$ (Figure 4) signals will start to increase based on the sign of the voltage error, and when one of them becomes greater than 12, the fault is detected and one of the $Fault_{positive}$ or $Fault_{negative}$ states will become active.

Herein, the estimated and measured voltages of the faulty phase are shown in Figure 8. The voltage error is shown in Figure 9. As expected, a fault in $S_1$ has resulted in a $+V_{DC}$ error in phase voltage. It is also shown in the figure that, in certain periods of time, the voltage error disappears. This is due to a decreasing switching command used for identification of the fault’s location.

Outputs of Moving Sum 1 and Moving Sum 3 blocks are shown in Figure 10. $MS_{positive}$ signal starts to increase when a large enough positive voltage error exists. When it passes $C_1 = 12$, a fault can be detected, and the FDSM goes to the $Fault_{positive}$ state. $MS_{Fault\_removed}$ signal starts to increase when the converter is acting normal or when the voltage error is smaller than its limits. It can be seen that during normal operation of the converter, this signal has a usually high value, but immediately after the fault occurrence at $t = 0.035$, it goes down to zero. However, when the fault is removed due to switching in the faulty cell, this signal goes high again.

Figure 11 shows the moment that the FDSM has reached its final stage as well as the final result. Fault location is correctly detected. In addition, the fault detection has been very fast. The fault is detected in less than 200 $\mu$s.

Figure 12 shows the details of the identification of fault location. The $MS_{Fault\_removed}$ signal is repeated here and shown with dashed lines. When this signal goes higher than 12, the FDSM will enter the $Fault_{positive\_removed}$ state and, then, will choose its next state based on $D_{2n}$ signals. It is shown in Figure 12 that $D_{2n}$ is high, meaning that the fault disappears as a result of switching in cell 2. Therefore, the next and last state in FDSM will be $Fault_{in\_C2}$, and the faulty cell number will be equal to 2.

It is worth mentioning that since fault detection uses the switching information of the faulty cell, in the worst case, the fault detection may take up to one switching period. On the other hand, the minimum detection time happens when a fault is followed by

![Figure 8. Estimated and measured phase voltages for a fault at $t = 0.035$ s.](image)

![Figure 9. Voltage error between estimated and measured phase voltages for a fault at $t = 0.035$ s.](image)

![Figure 10. Output of moving Sums 1 and 3 for a fault at $t = 0.035$ s.](image)

![Figure 11. Detection of the fault and its location for a fault at $t = 0.035$ s.](image)
Error_pos or Error_neg signals and, then, consequently followed by Fault_removed signal, without any delays in between. In this case, the fault detection will take 2C1 samples, which is equal to 48 μs here. Moreover, fault detection has an inherent robustness as a result of the windowing technique that makes it possible to observe a signal for a long enough time before making any decision. The detection time is several times smaller than the values reported in [12,18,19] and is comparable to the result of [20]. However, this method is simpler than the method proposed in [20] which needs complicated frequency spectrum analysis. In addition, due to the use of simple math, comparison and state machine blocks, it is better suited for implementation on an FPGA.

5. Experimental results

In order to verify the effectiveness of the proposed scheme further, an experimental setup has been built in our laboratory. Figure 13 shows the structure of this setup. A seven-level CHB is implemented by cascading three cells in each phase. For switches, IRF540 MOS-FETs are used and HIP4082 bridge drivers are used for gating them. The control and fault detection schemes are implemented on a XC6SLX9 Spartan 6 FPGA from Xilinx, which has over 9 k logic cells. An interface board is built as well with ADC, DAC, and PWM buffer functions. AD7829 is used for analog to digital conversion, with 500 kSPS conversion rate on each of its 4 used channels. AD7302 two-channel DAC with 8-bit resolution and maximum 2 us settling time is used for visualization of the digital fault detection signals. The control and detection use a clock of 500 kHz. All the delays on the control and detection loop (including the A/D conversion, switch on and off time and deadtime, driver and optocoupler delay) are estimated to be less than 10 us; therefore, a conservative observation window for FD is chosen equal to 30 us. Waveforms are captured using two two-channel oscilloscopes that are externally triggered by the fault occurrence signal.

A fault is applied to S1 in Celli via a push button on the FPGA board. Fault is produced by setting the gate command of the faulty switch to zero. Figure 14 shows the fault detection signals. The outputs of MS1 (MS_positive) and MS3 (MS_Fault_removed) are shown in this figure. These two signals are visualized using two DAC outputs on the interface board. Since a
Table 2. Comparison of fault detection times of different methods.

<table>
<thead>
<tr>
<th>Method</th>
<th>Complexity</th>
<th>Fault detection time</th>
</tr>
</thead>
<tbody>
<tr>
<td>AI-based [12,19]</td>
<td>Complex (NN training)</td>
<td>6 fundamental cycles</td>
</tr>
<tr>
<td>Method of Yazdani et al. [18]</td>
<td>Simple</td>
<td>About 1 fundamental cycle</td>
</tr>
<tr>
<td>Voltage frequency analysis [20]</td>
<td>Complex (frequency analysis)</td>
<td>( \leq T ), (1 switching cycle)</td>
</tr>
<tr>
<td>PCA + mRVM [21]</td>
<td>Complex</td>
<td>50-130 ms</td>
</tr>
<tr>
<td>Proposed method</td>
<td>Simple</td>
<td>( \leq T ), (1 switching cycle)</td>
</tr>
</tbody>
</table>

Figure 14. Inputs to FDSM, from top to bottom: MS_positive and MS_fault_removed.

Fault in \( S_1 \) will result in a positive voltage error, only the output of the positive moving sum (MS_positive) is shown, and MS_negative does not include useful information; hence, it is not observed.

Before fault occurrence, the MS_positive has a limited output value. Small fluctuations in MS_positive before fault occurrence are mostly due to the delays and deadtime in the system. However, it can be verified that when the fault is applied, there will be a positive voltage error for a considerable amount of time; hence, the MS_positive will start to increase to higher values. The MS_Fault_removed output will decrease accordingly.

Figure 15 shows the details of fault occurrence and fault detection moments as well as the switching command of the faulty switch. These waveforms are also captured upon fault occurrence and, hence, have the same timing characteristics of those of Figure 14. Fault occurrence and fault detection are merged into one signal and shown in this figure as Fault-fault_in_C1 to empty the second axis for the switching signals of the faulty switch. From these two figures, it is obvious that when the switching signals of the faulty switch return to zero, the converter acts normally again. Therefore, as seen in Figure 14, the MS_Fault_removed output will increase and MS_positive output will decrease. Once the MS_Fault_removed reaches its threshold, the FDSM of Figure 4 will detect the faulty cell. The difference between fault and Fault_in_C1 is reduced to zero after this point, which attests that the fault and its location are correctly detected. The fault detection in this particular example has been around 350 us. Obviously, fault is detected in 30 us after the first turn-off command of the faulty switch; therefore, as previously mentioned, fault detection can be as fast as 2*observation window (60 us in this case), and in the worst case, it can take up to one switching period. Therefore, while the clock rate of FPGA and possibly the sampling rate of the ADC can be higher, higher values do not increase the fault detection speed further, and hence, are not necessary.

Table 2 summarizes the fault detection time in this paper with the other methods available in the literature. Overall, the experimental results are in accordance with the simulation results and show the effectiveness of the proposed method for fast fault detection in CHBs. The output of this fault detection method can be used in order to make a fault-tolerant system that is able to use the information of fault and its location to reconfigure the system and its control in order to make the continuity of service possible.

6. Conclusion

In this paper, a very fast method for detection of open-switch faults in cascaded H-bridge converters was proposed. This method only needs one voltage
measurement per phase and is fast and robust for
the detection of semiconductor open-switch fault and
its location. The proposed method detects faults by
comparing the estimated and measured phase voltages
of the converter. It should be noted that when the
faulty switch command is equal to zero, the converter
will act normally again; thus, fault location is found
accordingly. Only simple math, relational and state
machine blocks are used in the process; therefore, the
implementation of this approach on a digital target,
such as FPGA, will be easy. The detection time will be
at maximum equal to one switching period and can be
as low as a few tens of microseconds. Simulations and
experimental results are carried out, and their results
show the high performance of the proposed method.
Fault is detected in 350 μs. The output of this detection
method can be used in fault-tolerant control schemes
to ensure the continuity of service of the converter after
a fault occurrence.

Acknowledgment
The authors acknowledge the support of Iran National
Science Foundation for project No. 92022321: Design
and Implementation of an FPGA-based Practical Setup
for Control and Fault Detection in Power Electronic
Converters and study of its application in Cascaded
H-bridge Converter.

References
1. Pou, J., Zaragoza, J., Ceballos, S., Seasfield, M.,
and Borovech, D. “A carrier-based PWM strategy
with zero-sequence voltage injection for a three-level
neutral-point-clamped converter”, IEEE Transactions
2. McGrath, B.P., and Holmes, D.G. “Enhanced voltage
balancing of a flying capacitor multilevel converter
using phase disposition (PD) modulation”, IEEE
Transactions on Power Electronics, 26(7), pp. 1933-
Apriaz, J.R.T. “Individual voltage balancing strategy
for PWM cascaded H-bridge converter-based STAT-
COM”, IEEE Transactions on Industrial Electronics,
4. Villanueva, E., Corea, P., Rodriguez, J., and Pacas,
M. “Control of a single-phase cascaded H-bridge multi-
level inverter for grid-connected photovoltaic systems”,
4399-4406 (2009).
5. Zhao, T., Wang, G., Bhattacharya, S., and Huang,
A.Q. “Voltage and power balance control for a
cascaded H-bridge converter-based solid-state trans-
former”, IEEE Transactions on Power Electronics,
6. Vazquez, S., Leon, J.I., Carrasco, J.M., Franquelo,
L.G., Galvan, E., Reyes, M., Sanchez, J.A., and
Domínguez, E. “Analysis of the power balance in
the cells of a multilevel cascaded H-bridge converter”,
IEEE Transactions on Industrial Electronics, 57(7),
pp. 2287-2296 (2010).
7. Prasad, K., Kumar, G.R., Kiran, T.V., and Narayana,
G. “Comparison of different topologies of cascaded
H-bridge multilevel inverter”, in International Con-
ference on Computer Communication and Informatics
(ICCCI) (2013).
decentralized controller architecture for a cascaded H-
bridge multilevel converter”, IEEE Transactions on
“Fault-tolerant reconfiguration system for asymmetric
multilevel converters using bidirectional power
switches”, IEEE Transactions on Industrial Electron-
10. Aleenejad, M., Mahmodi, H., Moamaci, P., and
Ahmadi, R. “A new fault-tolerant strategy based on a
modified selective harmonic technique for three-phase
multilevel converters with a single faulty cell”, IEEE
Transactions on Power Electronics, 31(4), pp. 3141-
3150 (2016).
11. Oumi, S., Noroozi, N., Shahrabi, M., Zolghadri, M.R.,
and Oarae, H. “A new fault tolerant scheme for
cascaded H-bridge multilevel converter”, 3rd IEEE In-
ternational Conference on Electric Power and Energy
12. Khomfai, S. and Tollert, L.M. “Fault diagnosis and
reconfiguration for multilevel inverter drive using AI-
based techniques”, IEEE Transactions on Industrial
“A resilient framework for fault-tolerant operation of
modular multilevel converters”, IEEE Transactions on
Industrial Electronics, 63(5), pp. 2659-2678 (2016).
and Xu, D. “Fault diagnosis and tolerant control of
single IGBT open-circuit failure in modular multilevel
counters”, IEEE Transactions on Power Electronics,
15. Adam, G.P., Ahmed, K.H., Finney, S.J., Bell, K., and
Williams, B.W. “New breed of network fault-tolerant
voltage-source-converter HVDC transmission system”,
IEEE Transactions on Power Systems, 28(1), pp. 335-
346 (2013).
strategies for fault-tolerant operation of H-bridge mul-
tilevel inverters”, in IEEE International Symposium on
17. Parker, M.A., Ng, C., and Ran, L. “Fault-tolerant
control for a modular generator converter scheme for
direct-drive wind turbines”, IEEE Transactions on


28. Smart Gate Driver Coupler TLP5214, Toshiba Corporation, Rev. 1.0 (2014).

**Biographies**

**Mahmoud Shahbazi** received the BSc degree from Isfahan University of Technology, Isfahan, Iran in 2005, MSc degree from Amirkabir University of Technology, Tehran, Iran in 2007, and two PhD degrees from Université de Lorraine, Nancy, France, and Sharif University of Technology, Tehran, Iran in 2012, all in Electrical Engineering. During 2014-2015, he received a Post-Doc research position in Electric Drives and Power Electronics Lab (EDPEL) in Sharif University of Technology. He is currently a Research Fellow in the School of Engineering and Computing Sciences in Durham University, Durham, UK. His research interests are renewable energy integration, power electronic converters, and fault-tolerant control.

Mohammad Reza Zolghadri is an Associate Professor and the Head of Power System Group at the Department of Electrical Engineering, Sharif University of Technology, Tehran, Iran. He received his BS and MS degrees from Sharif University of Technology in 1989 and 1992, respectively, and PhD degree from Institute National Polytechnique de Grenoble, Grenoble, France in 1997, all in Electrical Engineering. In 1997, he joined the Department of Electrical Engineering of Sharif University of Technology. From 2000 to 2003, he was a Senior Researcher in the Electronics Laboratory of SAM Electronics Company, Tehran. From 2003 to 2005, he was a Visiting Professor in North Carolina A&T State University, USA. He is the Founder and Head of Electric Drives and Power Electronics Lab (EDPEL) at Sharif University of Technology. He is a member of founding board of Power Electronics Society of Iran (PESI). He is the author of more than 100 publications in power electronics and variable speed drives. His fields of interest are application of power electronics in energy systems, variable speed drives, and modeling and control of power electronic converters.

**Masih Khodabande** was born in Isfahan, Iran in 1989. He received BS degree in Electrical Engineering from Isfahan University of Technology (first-class honors), and MS degree in Power Electronics from Sharif University of Technology in 2012 and 2014, respectively. He has been involved in many research and industrial projects including design and implementation of ac-ac converters, multi-level structures, LED drivers, fault detection, and fault-tolerant control of Power Electronic (PE) converters, and PE converters in electric vehicle applications.

**Saeed Ouni** was born in Bonab, Iran in 1985. He received the BS degree in Electrical Engineering from the Tabriz University, Tabriz, Iran in 2007 and continued to receive the MS degree in same field of study from the Sharif University of Technology, Tehran, Iran in 2009. He is currently a PhD Candidate at the Department of Electrical and Electronics Engineering of Sharif University of Technology, Tehran, Iran. From 2013-2014, he was a Visiting PhD Student in the power electronics research group at the Universidad Técnica Federico Santa María, Chile. His research interests are power electronics converters, fault detection, and fault-tolerant control in medium-voltage inverters.