Low cost circuit-level soft error mitigation techniques for combinational logic

R. Rajaei\textsuperscript{a,*}, M. Tabandeh\textsuperscript{a} and M. Fazeli\textsuperscript{b}

\textsuperscript{a} Department of Electrical Engineering, Sharif University of Technology, Tehran, Iran.
\textsuperscript{b} Department of Computer Engineering, Iran University of Science and Technology, Tehran, Iran.

Received 28 October 2014; received in revised form 21 June 2015; accepted 22 August 2015

KEYWORDS
Soft Error (SE);
Single Event Transient (SET);
Multiple Event Transient (MET);
Single Event Upset (SEU);
Single Event Multiple Upset (SEMU);
Single Event Multiple Transient (SEMT).

Abstract. Following technology scaling trend, CMOS circuits are facing more reliability challenges such as soft errors caused by radiation. Soft error protection imposes some design overheads in power consumption, area, and performance. In this article, we propose a low cost and highly effective circuit to filter out the effect of particle strikes in combinational logic. This circuit will result in decreasing Soft Error Propagation Probability (SEPP) in combinational logic. In addition, we propose a novel transistor sizing technique that reduces cost-efficiently Soft Error Occurrence Rate (SEOR) in the combinational logic. This technique generally results in lower design overhead as compared with previous similar techniques. In the simulations run on different ISCAS89 circuit benchmarks, combining the proposed techniques, we achieved up to 70\% SER reduction in the overall soft error rate of the circuits for a certain allowed overhead budget.

© 2015 Sharif University of Technology. All rights reserved.

1. Introduction

Radiation induced Soft Errors (SEs) are one of the main challenges in design of Nano-scale VLSI circuits. Although technology scaling offers better performance, smaller area, and lower power consumption in digital circuits, it increases the sensitivity of circuits to energetic particles resulting in lower reliability [1]. When an energetic particle strikes an off-state drain of a CMOS transistor, it would deposit its energy in the struck region. The deposited energy would cause a transient voltage glitch in the affected node. This voltage glitch is referred to as Single Event Transient (SET). If the affected node belongs to a memory element such as a latch or a flip-flop, the transient voltage may change the stored value. This phenomenon is called Single Event Upset (SEU). Generally, the effect of particle strike can be classified as SEU and SET. SEU and SET refer to the effect of particle strike in sequential and combinational logic [1-3].

With the scaling trend of technology sizes toward nanometer era, the probability that a particle strike affects more than one node and causes multiple transient voltage glitches in adjacent nodes is rapidly increasing. It means that today, VLSI circuits should deal with Single Event Multiple Effects (SEME). Single Event Multiple Upsets (SEMU) and Single Event Multiple Transients (SEMT) are today’s reliability challenges of Nano-scale circuits in sequential and combinational parts. Soft error mitigation techniques in digital circuits incur area, performance, and power penalties [3,4]. In design of reliable digital circuits, it is important to make a reasonable trade-off between the reliability improvement and its related area, power, and performance cost. Previously proposed techniques for SE protection mainly do not consider the effect of SEMEs. Moreover, design overhead resulted from the

\* Corresponding author. Tel.: +98 21 6638 4366; E-mail addresses: rajaei@dlum.sharif.edu (R. Rajaei); tabandeh@sharif.edu (M. Tabandeh); m_fazeli@iasb.ac.ir (M. Fazeli)
employed SE protection techniques considerably affects
the design improvements gained by the new technology scales [2-5].

In this article, we try to improve the combinational logic reliability meeting the design constraints such as area and performance. In other words, the main goal is obtaining required reliability while imposing lower overhead comparing with previous techniques. To achieve this, at the first step, we should identify the gates/paths of the combinational part, which have more sensitivity to soft errors in order to selectively apply our proposed techniques for soft error protection. For this reason, we use the method proposed in [5] for accurate and also fast estimation of Soft Error Propagation Probability (SEPP) in combinational logic. Using this method, we identify more susceptible parts (i.e., gates and paths) of the circuit that have more impact on total circuit unreliability. Then, we employ our proposed techniques/algorithms to protect the identified parts in order to improve the circuit reliability imposing a reasonable overhead.

Our main contributions regarding Soft Error (SE) protection in combinational logic, which will be presented in the following sections of this article, include:

1. Proposing a new gate resizing method that considers gate inputs and their associated probabilities in order to have an effective and also cost-efficient SE protection. We refer to it as Cost-Aware Transistor Sizing method or simply CATS;

2. Proposing an effective, Low Delay and also Tunable (LDT) SET filter circuit for eliminating the SET pulses at the last possible time before reaching sequential logic or Primary Outputs (POs);

3. Offering an algorithm that, considering timing and area constraints, tries to efficiently employ the proposed CATS and LDT SET filter circuit together in order to improve soft error robustness while having a reasonable overhead.

At first, we proposed Algorithm-A and Algorithm-B to investigate the effects of the CATS rule and LTD SET filter circuit on soft error tolerance, individually. Then we concluded Algorithm-C that is composed of the prior algorithms.

2. Backgrounds and preliminaries

In this section, we review some preliminary knowledge regarding SE modeling, SER estimation, and SE protection in combinational logic.

2.1. Soft error modeling and soft error rate estimation

In order to model the effect of a particle strike in CMOS circuits, we have employed a double-exponential current model to mimic the behavior of a radiation-induced fault (Figure 1(a) and (b)). Using this model, we inject a fault into the desired fault site [1,2,5,6].

\[
I_{inj} = \frac{Q}{\tau_a - \tau_b} \left( e^{-\frac{t}{\tau_a}} - e^{-\frac{t}{\tau_b}} \right) \tag{1}
\]

where, \( Q \) denotes the (positive/negative) deposited charge, \( \tau_a \) and \( \tau_b \) are the collection time constants of the junction and the ion-track establishment time, respectively. These time-constant parameters are dependent on various process related factors [7].

As mentioned above, in order to have a cost-efficient reliable design, Soft Error Rate (SER) estimation is essential. Identifying the gates of the circuits with higher impact in overall circuit reliability, we could consider them as candidates for SE protection. As SE protection would impose significant overhead in performance, area, and power, selective protecting in CMOS circuits is a widely used approach in similar cases by researchers. An accurate and also fast estimation of SER could help us to identify the gates or paths of the circuit that have higher impact on circuit reliability and also evaluate efficiency of the SE protection techniques. The SER of the circuit can be assumed as product of two metrics: SE Occurrence Rate (SEOR) and probability of SE propagation (SEPP). In the remaining of this article, we would consider the total SER of a circuit as:

\[
SER_{total} = \sum_{k} \left( SEOR_G \times SEPP_G \right) \tag{2}
\]
In [3, 5, 8-10], various SER estimation techniques (mostly SEPP estimation techniques) have been proposed. Among all, the technique presented in [5] is a fast and also accurate method for SEPP estimation. This considers all three masking factors of the circuit. Moreover, it considers SEMTs in its computations. In [5], it has been reported that this technique has a high level of accuracy, while it has a significant speedup factor (of up to 10000X) in comparison with simulation based fault injection.

The employed SER estimation technique (proposed in [5]) is based on a four-value probability system and a static timing analysis method that propagates all faulty pulses produced as a result of an SEMT event from originated fault site to reachable FFs/POs. At the first step, this technique finds fault sites. A heuristic technique for identifying the adjacent gates for a given gate is proposed in this article. Based on this technique, fault sites including a gate as the first affected site by a particle strike and its probable adjacent gate(s) as the secondary affected sites will be identified. At the next step, a fault in identified fault sites will be generated and propagated through the circuit while this fault and its consequences get to reachable FFs and POs. At the last step, failure probability of the circuit will be computed. In this technique, the three masking mechanisms including electrical, logical, and timing masking as well as Probable multiple effects of the particles SEMTs) are taken into consideration.

2.2. Soft error reduction in combinational logic

There is a number of SER reduction techniques designed to prevent occurrence or propagation of erroneous glitches in combinational logic. A traditional and widely used technique, mostly in gate-level, is Triple Modular Redundancy (TMR). In this technique, instead of any gate with a considerable effect in total SER of the circuit, three gates and a voter would be used. This technique would suffer from a large overhead in terms of area, delay, and power [11, 12].

Using time-redundancy is another approach that has been addressed for filtering out SET pulses. In [2], the authors proposed two soft error tolerant latches that are capable to filter out the SET pulses when their pulse width is smaller than a constant value. Similarly, in [12] another latch circuit with the capability of SET filtering is proposed. Although these circuits have the capability of SET filtering, their imposed delay and the maximum pulse width that they can filter are fixed for fixed transistor sizes. In [13], a keeper is employed as SET filter in order to filter the SET pulses. In this paper, we propose a tunable SET filter that could filter SET pulses with a rather small delay penalty (in the following, we refer to it as LTD SET filter). Using this circuit, we try to remove the propagated SET pulses to avoid their arrival to reachable POs and FFs. Therefore, using LTD circuit in a combinational circuit, we would reduce the SEPP of this circuit.

In [14], a method called “Input Reordering” is proposed. This method with no penalty in power, performance, and area reduces the SER. Since the Qbr (critical charge: the minimum charge required to cause a transient pulse at the output node of a gate when deposited in a node) of a gate nodes can vary for various inputs, considering gate inputs probability, this technique re-arranges the input configuration in such a way that the gate has the most robustness against particle strikes [14].

In [15], a gate level method for improving logical masking is proposed. In this method, the existence of logic implications in the circuit is investigated to add “pertinent functionally redundant wires” to the circuit. These added redundant wires do not affect the functionality of circuit while they increase its probability of logical masking.

In [16], another method for SER reduction is proposed. In this method, the gates with higher SEPP are replaced with some other gates that have the same functionality, but higher complexity. The replacing gates have longer delay and result in improving electrical masking. As a result of using this technique, the probability of electrical masking is increased and consequently SER of the circuits is reduced.

Another widely used technique for SER reduction is transistor/gate resizing. In this technique, based on area/timing budget, transistors/gates would be resized with the purpose of SER reduction. In [7, 17-22], a number of gate/resizer resizing techniques have been proposed. Gate/resizer resizing is a technique to avoid occurrence of SET. In this technique, by upsizing some selected gates/transistors, we try to improve the robustness of combinational circuits and, consequently, reduce their associated SER.

In [22], the effects of transistor sizing on the soft error rate of CMOS gates are investigated. In the proposed technique, the minimum size of transistors that are needed for the required immunity to SETs would be calculated. In [20], an algorithm for gate sizing that tries to balance the needed SER reduction and resulted area overhead is proposed. Also, using slack-times, the authors employed some flip-flops that are able to filter SETs. In [7], logical masking is used as a metric for sorting the gates. Then, 20% of the more vulnerable gates are selected for resizing. In this article, it is discussed that electrical masking could not make a considerable effect on SER in comparison with logical masking. In [19], some various algorithms for gate resizing are proposed. In these algorithms the gates are sorted in terms of their SEPP. Then considering various constraints including timing, area, and both timing and area together, the gates are resized. The
SEPP does not take into account the probability of SET occurrence while the total SER is dependent on it (as well as SEPP).

A rather large number of previously proposed gate resizing methods resize all the transistors of the selected gates. Moreover, the previous gate resizing techniques do not take into account the effect of gate-input on robustness of the gate. Here, we propose a method that, considering inputs of the gates, would efficiently resize only some of the transistors of the gates. This technique lets us have the same robustness with less incurred area overhead. Our Cost Aware Transistor Sizing (CATS) method, tries to decrease Soft Error Occurrence Rate (SEOR) of the gates by selectively resizing their transistors. Another noticeable point is that in the above mentioned proposed methods, the selected metric for sorting the gates does not consider total SER that is dependent on the probability of soft error occurrence as well as soft error propagation. In this paper, we used a metric that considers both of these probabilities. Moreover, the method we employed for SEPP estimation takes into account the concept of SEME.

3. Proposed soft error reduction techniques for combinational logic

In this section, we explain our proposed soft error protection techniques with more details. At first, we try to improve robustness of susceptible gates in order to reduce the rate of SET occurrence. For this reason, we introduce the CATS technique which is a cost optimized gate sizing technique. Then, we try to remove the occurred SET pulses to avoid their reaching POs and FFs. For this reason, we have proposed a low delay and tunable SET filter. To investigate the impact of the proposed CATS technique and LDFT SET filter on SER reduction, we employ them in three algorithms. The simulation results are reported in the next section of this article.

3.1. The proposed Cost-Aware Transistor Sizing (CATS) technique

Various possible gate input vectors could result in various robustness levels of the gates. To investigate this issue, the output $Q_{\text{crit}}$ of 2-input NAND and NOR gates from Nangate open cell library [23] (Figure 2(a) and (b)) are indicated in Table 1. The gates are employed from Nangate open cell library in 45-nm technology library.

Various interconnection lines in a circuit have either a logic value of ‘1’ or ‘0’. One of these values could have a higher probability of occurrence in comparison with the other. To confirm this issue, we selected twenty 2-input gates of benchmarks S838 and S526 on a random basis. Also, twenty 3-input gates as well as seven 4-input gates of the S838 benchmark circuits have been selected in the same way. As depicted in Figures 3-6, these gates, that have four/eight/sixteen possible input combinations, mainly have one or two of their possible input vectors with significantly higher probability of occurrence in comparison with the other vectors. In this investigation, it is assumed that input SP’s are 0.5 (the probability of having the logic value of ‘1’). For example, in circuit benchmark of S526, the 2-

![Figure 2. Transistor level schematic of a) NOR2, and b) NAND2 gates in Nangate open cell library.](image)

![Figure 3. Input probability of 20 randomly selected 2-input gates from circuit S526.](image)

![Figure 4. Input probability of 20 randomly selected 2-input gates from circuit S838.](image)

<table>
<thead>
<tr>
<th>Gate</th>
<th>$Q_{\text{crit}}$ (fc)</th>
<th>00</th>
<th>01</th>
<th>10</th>
<th>11</th>
</tr>
</thead>
<tbody>
<tr>
<td>NAND2</td>
<td>9.9</td>
<td>5.62</td>
<td>5.56</td>
<td>6.92</td>
<td></td>
</tr>
<tr>
<td>NOR2</td>
<td>3.98</td>
<td>8.78</td>
<td>8.76</td>
<td>16.12</td>
<td></td>
</tr>
</tbody>
</table>
input gate #1 has input vector of “10” in 90% of cases and has input vector of “00” only in 10%.

In benchmark circuit of S820, on average, the 2-input gates have one of their four possible input vectors with probability of 72.9% (the maximum probability) and one other input combination with a probability of 3.26% (the minimum probability). Also, in the benchmark circuit of S838, on average, the 2-input gates have one of their four possible input vectors with probability of 66.8% (the maximum probability) and another with probability of 2.95% (the minimum probability).

This observation gave us this idea that, in order to improve the robustness of a gate against soft errors, it is not necessary to protect it for all cases of its inputs when some of them have a low or even zero probability of occurrence. Therefore, instead of up sizing all the transistors in a gate, we selectively enlarge only some of them and gain almost the same improvement in gate robustness.

In previously proposed gate resizing algorithms, in order to increase the $Q_{\text{crit}}$, mostly all transistors of the selected gates were enlarged. Compared with our suggested method, this method can be considered as an area consuming method for SER reduction. As we have investigated for some gates of some evaluated benchmark circuits, there is a low or even zero probability of occurrence for some input vectors. Therefore, for many of the gates, there is not such a need to enlarge all transistors of the gates. In Table 2, we showed the $Q_{\text{crit}}$ of the output node of a NAND2 gate (shown in Figure 2(a)) for its all four possible input combinations in 8 cases. In the first case (enlarging scenario of #1), the transistors have their original sizes and in the other cases (as declared in the table), some of transistors are enlarged. In all the cases, the obtained improvement in critical charges is reported. As an example, we can suppose that a NAND2 gate has only two possible input vectors of “00” and “10”. For this case, if we compare the enlarging scenarios of 2 and 5, we will find that, although about 60% of original area has been added in both of those scenarios, there are larger $Q_{\text{crit}}$ for input vectors of “00” and “10” in scenario 5. A similar $Q_{\text{crit}}$ is also provided in scenario #7 in which 100% area redundancy is imposed. This example shows us that we can selectively resize transistors of the gates considering their input vectors in such a way that the minimum area (and also delay) overhead being imposed.

In Figure 7, a rule for implementing the CATS idea is presented. This rule has a heuristic nature.

```plaintext
1 tran_list: List of transistors that should be enlarged.
2 $P_w(i)$: Occurrence probability of input combination i.
3 for each input vector i of the gate
4 if $P_w(i) > 0.2$
5 add every ON transistor to tran-list
6 end
7 end
8 for each transistor in tran-list
9 if the transistor is PMOS
10 enlarge it //considering the constraints of area and timing
11 else if the transistor is NMOS
12 enlarge it as well as its complementary PMOS transistor
13 end
14 end
```

Figure 7. The CATS rule.
transistors. On the contrary, if there is any NMOS transistor between the ON transistors, its complementary transistor should be enlarged as well.

**Optimization 1:** If there is a vector with probability higher than 80%, we only try for that input. For example, in a NAND2 gate, if there is an occurrence probability of 80% (or more) for input combination of “11”, we only enlarge PMOS transistors instead of enlarging all 4 transistors. Therefore, if we double the PMOS sizes, we would save 20% of area budget for this gate (compared with the case of doubling all four transistors’ sizes);

**Optimization 2:** We do not consider the input vectors with probability less than 20%;

**Optimization 3:** For some of the input vectors, it is not needed to enlarge even all the PMOS transistors and enlarging some of PMOSs (and not all) may result in the same robustness. For example, in a NAND2 gate, if there is a large probability for input “01”, enlarging one of the PMOSs by 1.5X would give us higher robustness compared with enlarging both PMOSs by X (totally the increment would be 2X for both PMOSs). Furthermore, less area overhead would be imposed.

**Table 2.** Output node $Q_{\text{out}}$ of NAND2 gate of employed cell library for various scenarios of transistor resizing.

<table>
<thead>
<tr>
<th>Upsized transistor</th>
<th>All</th>
<th>$M_{t_3}, M_{t_2}$</th>
<th>$M_{t_3}, M_{t_2}$</th>
<th>$M_{t_1}, M_{t_3}$</th>
<th>$M_{t_1}, M_{t_2}$</th>
<th>$M_{t_1}, M_{t_1}$</th>
<th>All</th>
<th>All</th>
</tr>
</thead>
<tbody>
<tr>
<td>Enlarging scenario #</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>6</td>
<td>7</td>
<td>8</td>
</tr>
<tr>
<td>1.5X</td>
<td>2.0X</td>
<td>3.0X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2.0X</td>
<td>3.0X</td>
<td>4.0X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>NAND2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Normalized area</td>
<td>1.00</td>
<td>1.604</td>
<td>1.698</td>
<td>2.396</td>
<td>1.604</td>
<td>3.396</td>
<td>2.00</td>
<td>4.00</td>
</tr>
<tr>
<td>Output</td>
<td>00</td>
<td>9.9</td>
<td>20.46</td>
<td>13.26</td>
<td>21.04</td>
<td>21.3</td>
<td>33.38</td>
<td>21.86</td>
</tr>
<tr>
<td>$Q_{\text{out}}$ (fc)</td>
<td>01</td>
<td>5.62</td>
<td>12.02</td>
<td>7.3</td>
<td>12.1</td>
<td>5.92</td>
<td>16.32</td>
<td>11.5</td>
</tr>
<tr>
<td></td>
<td>10</td>
<td>5.56</td>
<td>11.76</td>
<td>7.06</td>
<td>12.02</td>
<td>18.56</td>
<td>16.02</td>
<td>11.38</td>
</tr>
</tbody>
</table>

**Figure 8.** Proposed SET filter circuit.

3.2. Proposed LTD SET filter circuit

Our proposed SET filter circuit is shown in Figure 8. Comparing this circuit with the ones proposed in [13,24], our simulation results show that our proposed circuit shows greater ability in SET filtering with the same area overhead. Also, this circuit has a lower propagation delay in comparison with them. In Table 3, a comparison has been made between our proposed circuit in this article and the ones proposed in [13,24]. In Figure 9, the LTD operation in normal mode (Figure 9(a)) and also in presence of SET pulse is shown (Figure 9(b)).

All the values in Table 3 are normalized to the related value of the proposed circuit in [24]. The first column of the table shows propagation delay of the SET filter circuits and the second indicates

**Table 3.** Comparison of our proposed LTD SET filter with the proposed circuits in [13,24].

<table>
<thead>
<tr>
<th>Circuit</th>
<th>Propagation delay (normalized)</th>
<th>Max. filtered SET pulse (normalized)</th>
<th>Area (normalized)</th>
</tr>
</thead>
<tbody>
<tr>
<td>The proposed circuit in [24]</td>
<td>1.00</td>
<td>1.00</td>
<td>1.00</td>
</tr>
<tr>
<td>The proposed circuit in [13]</td>
<td>1.14</td>
<td>1.23</td>
<td>1.20</td>
</tr>
<tr>
<td>LTD with 1 TG</td>
<td>1.56</td>
<td>2.31</td>
<td>1.52</td>
</tr>
<tr>
<td>LTD with 2 TGS</td>
<td>2.51</td>
<td>3.69</td>
<td>1.76</td>
</tr>
</tbody>
</table>
the maximum SET pulse width that the circuits are capable of filtering out. Comparing our 1-TG LTD circuit with the one proposed in [24], our circuit has 56% more propagation delay while it is capable of filtering the SETs out with 131% larger pulse width. From Table 3, it is notable that two cascaded SET filters of [24] or [13] could filter normalized SET pulses of, respectively, 2.0 and 2.26 width, while our LTD circuit with two TGs can filter out a normalized SET pulse width of 3.69. It is also notable that, in these cases, our design has a normalized occupied area of 1.76, while the circuits represented in [24] and [13] have 2.0 and 2.4, respectively.

Our proposed LTD SET filter is tunable regardless of transistor sizes. The circuit shown in Figure 8 includes two TG-gates, TG-0 and TG-1. We can justify the area, delay, and SET filter capability of our proposed circuit by varying the number of employed TGs. In Table 4, the propagation delay, maximum filtered SET pulse, and power consumption of our proposed LTD circuit versus number of its TGs are shown. All transistors have a minimum size, i.e. they are all sized with minimum applicable sizes in the employed library.

4. Proposed algorithms for soft error reduction and experimental results

In this section, we introduce three algorithms for SE protection. Algorithm-A employs only CATS technique and devotes the total area/timing budgets for this technique. Similarly, Algorithm-B dedicates all budgets for employing LTD circuits in various paths for removing the generated faulty pulses. Algorithm-C is a combination of Algorithm-A and Algorithm-B as the concluded algorithm. The impact of all three algorithms is evaluated via performed simulations.


This algorithm considers both area and timing constraints in employing the proposed CATS technique. This algorithm is presented in the following steps:

1. Constructions of gate list: Sort all gates based on their sorting metric in descending order (SM(Gk)):

\[
SM(G_k) = SEPP(G_k) \\
\quad \times \sum_{i: all\ possible\ input\ vectors\ of\ gate\ G_k} P_i \\
\quad \times \left[ \frac{1}{Q_{crit-k,i}} \right] \sum_{j: all\ gates\ of\ the\ circuit} \frac{A_j}{A_k} \\
\quad \times e^{-\frac{Q_{crit-k,i}}{Q_{crit-k,i}}},
\]

where SM(Gk) denotes the sorting metric of gate Gk. SEPP(Gk) is soft error propagation probabil-

<table>
<thead>
<tr>
<th>Number of TGs</th>
<th>Propagation delay (ps)</th>
<th>Max. filtered SET pulse (ps)</th>
<th>Power (uW)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Real</td>
<td>Normalized</td>
<td>Real</td>
</tr>
<tr>
<td>1</td>
<td>67</td>
<td>1.00</td>
<td>60</td>
</tr>
<tr>
<td>2</td>
<td>108</td>
<td>1.61</td>
<td>96</td>
</tr>
<tr>
<td>3</td>
<td>165</td>
<td>2.46</td>
<td>142</td>
</tr>
<tr>
<td>4</td>
<td>223</td>
<td>3.33</td>
<td>196</td>
</tr>
<tr>
<td>5</td>
<td>285</td>
<td>4.25</td>
<td>248</td>
</tr>
</tbody>
</table>
ity of $G_k$ which is defined as the probability that an SET originated at output of gate $G_k$ gets to a reachable PO or FF. This parameter can be obtained using SER estimation technique proposed in [5]. $A_i$ is drain area of the off-state transistor that was hit. $Q_{crit-k-i}$ is output critical charge of gate $G_k$ when it receives input vector $i$. $Q_k$ denotes the charge slope which is discussed in detail in [25].

2. Pick the gate with the highest priority from the gate list (called $G_k$).

3. For the selected gate, identify all paths that contain this gate.

4. For all the paths, compute the average slack time ($\text{avgs}_{st}(F_i)$):

$$\text{avgs}_{st}(P_i) = \frac{d_{\text{critical path}} - d_{pi}}{n_{pi}},$$

where, $d_{\text{critical path}}$, $d_{pi}$, and $n_{pi}$ denote delay of critical path, delay of path $P_i$, and the number of not resized gates in path $P_i$, respectively;

5. Compute the timing budget of the gate ($tb(G_k)$):

$$tb(G_k) = \min \left\{ \text{avgs}_{st}(P_i) \right\} \text{for all associated paths of the gate } G_k,$$

$$\times \max \left\{ \frac{1}{n_{P_i} \text{ all not resized gates in the path}} \frac{\text{SM}(G_k)}{\sum_i \text{SM}(G_i)} \right\},$$

where $n_{P_i}$ denotes the number of not resized gates in path $P_i$. The path $P_i$ is the path that has the minimum average slack time ($\text{avgs}_{st}$) among all paths consisted of gate $G_k$. It means that:

$$\text{avgs}_{st}(P_i) = \min \left\{ \text{avgs}_{st}(P_i) \right\} \text{for all paths consisted of gate } G_k,$$

6. Resize $G_k$ in such a way that the delay overhead of this gate does not exceed its timing budget ($tb(G_k)$). To resize the gate $G_k$, follow the CATS rule represented in Figure 7.

7. Summate the imposed area overhead with previous area overheads and compute the remained area budget.

8. Discard the gate $G_k$ from the gate list.

9. Check remained timing budget of all paths. For every path that its timing budget is finished, discard all its included gates from the gate list.

10. If there is any area budget, go back to step 2. Else, go to step 11.

11. End.

For the sake of clarity, this algorithm is represented via a flowchart in Figure 10.

To investigate the effect of the proposed algorithm on SER of the circuits, we performed a set of simulations to obtain the SEOR associated with each gate of some benchmark circuits. Also, the SEPP of each gate is obtained by the technique of [5]. To obtain the SEOR of each gate, the critical charge of each gate for all possible input vectors is achieved using the model presented in Eq. (1). Then, obtained critical charges were mapped to strike rate value of:

$$\text{SEOR}_{G_k} = \sum_{i} P_i \times F \times K,$$

$$\times \frac{A_i}{A_k} \times e^{-Q_{crit-k-i}/Q_k},$$

where, $F$ denotes the particle flux with energy more than 10 Mev, $K$ is a technology independent fitting parameter, $P_i$ is the probability of input vector $i$, $A_i$ is drain area of the off-state transistor that was hit, $A_k$ is total area of gate $G_k$, and $Q_k$ is charge slope [25, 26]. As we are interested in comparing the SER of some benchmark circuits after implementing our techniques with the state they had originally, we can normalize parameter SEOR to the metrics $F$ and $K$. Therefore, we can re-write Eqs. (2) and then (6) as follow:

$$\frac{1}{F \times K} \times \text{SEOR}_{G_k} = \sum_{i} P_i,$$

$$\times \frac{A_i}{A_k} \times e^{-Q_{crit-k-i}/Q_k},$$

$$\frac{1}{F \times K} \times \text{SEPP}_{G_k} = \sum_k \text{SEPP}_{G_k},$$

$$\times \text{SEOP}_{G_k},$$

where $\text{SEPP}_{G_k}$ is the total charge of the circuit $G_k$. We can normalize this value by the SEOR of the circuit $G_k$ as:

$$\text{SER}_{\text{total-norm}} = \sum_k \text{SEPP}_{G_k},$$

$$\times \left( \sum_{i} P_i \right),$$

$$\times \frac{A_i}{A_k} \times e^{-Q_{crit-k-i}/Q_k}. $$

To investigate the impact of our proposed CATS technique on SER and its efficiency on cost overhead, we compared it with two other scenarios. Asadl and
Tahoori in [19], proposed an SER reduction technique as presented in the following (Algorithm-1):

**Algorithm-1:** At first, they sort all gates based on their SEPP in decreasing order. Then, for the gate in list with highest priority, they enlarge the gate (enlarge all the transistors) by a factor of 4. Then, they check the timing and area budgets. This procedure will be continued while the timing and area budgets are not finished.

The second scenario considered for comparison is the following:

**Algorithm-2:** In this algorithm, we follow the steps of our proposed Algorithm-A with this difference that in step 6, instead of our proposed CATS technique, we use the traditional transistor sizing approach. In other words, for resizing the selected gates, we simply enlarge all the transistors of the gates with no consideration regarding their inputs.

The simulation results for some benchmark circuits in various cases of timing/area overhead are presented in Figure 11.

From the obtained results, it can be found that Algorithm-2 can reduce the SER of the circuits more than Algorithm-1. It would be because it considers total SER instead of SEPP for sorting the gates. Moreover, as Algorithm-1 enlarges the gates by 4 orders of magnitude greedily, it can resize fewer numbers of gates before finishing its area budget. Our proposed algorithm (Algorithm-A) sorts the gates in terms of their total SER (instead of SEPP in Algorithm-1) and also considers input probability of the gates to resize them. As a result, it can affect the SER of the circuits with more efficiency in comparison with Algorithm-1. Compared with Algorithm-2, our proposed Algorithm-A considers input probability of the gates and resize the transistors of the gate, selectively (instead of all transistors). For this reason, it generally can resize more numbers of gates in comparison with Algorithm-2 and therefore, it can reduce the total SER of the circuit more than Algorithm-2. In summary, it can be concluded that, our proposed algorithm (Algorithm-A) could reduce the SER of the circuits more than the two other considered algorithms.

### 4.2. Algorithm-B: Timing-aware algorithm for SET filtering using the proposed LTD circuit

In this scenario, we consider a timing budget in employing the LTD circuit. We insert an LTD circuit
Figure 11. Total SER reduction of our proposed Algorithm-A compared with Algorithm-1 and Algorithm-2 for various overheads of delay and area: a) 0% delay-5% area; b) 5% delay-10% area; c) 10% delay-10% area; d) 10% delay-15% area; e) 15% delay-15% area; f) 15% delay-20% area; g) 20% delay-20% area; h) 20% delay-30% area; i) average SER decrement for various benchmarks; and j) average SER decrement for various delay overheads and area overheads (the first number is for delay and the second one is for area).
before every FFs or POs and tune it in a way that the timing budget is not exceeded. Using this technique, we reduce the probability of error propagation.

In Figure 12, the effect of this algorithm on SEPP reduction is investigated for some various benchmark circuits. In this figure, the SEPP reduction for various delay overheads is depicted. Moreover, in Figure 13, the area overhead imposed as result of this algorithm is shown. As can be found from the results, up to 50% SEPP reduction could be achieved using up to 30% area overhead and allowing delay overhead of 20%. Finally, in Figure 14, the effects of the proposed Algorithm-B on total SER reduction of the benchmarks are presented.

**Figure 12.** SEPP reduction of Algorithm-B versus various delay overheads.

**Figure 13.** Area overhead of Algorithm-B versus various delay overheads.

**Figure 14.** Total SER reduction of Algorithm-B versus various delay overheads.

As the results show, on average, about 22% reduction in total SER of the benchmark circuit is achieved with imposing 20% delay overhead in Algorithm-B.

**4.3. Algorithm-C: Timing/area-aware algorithm for combining gate resizing employing CATS and SET filtering employing proposed LTD circuit**

In Algorithm-A, we considered two constraints of area and timing together. During the performed simulations regarding implementation of Algorithm-A, we noticed that, in most cases, the area budget was finished whilst some timing budgets were still unused. Also, in Algorithm-B, inserting an LTD circuit before all POs/FFs imposes less than 10% area overhead in many of the benchmark circuits. The key idea behind the 3rd algorithm (Algorithm-C) is re-using the remaining timing budgets after employing Algorithm-A by enhancing the paths with remaining slack time higher than 67 ps (the propagation delay of the LTD circuit, tuned with one TG) with an LTD circuit.

In Algorithm-C, we consider two area budgets for both the CATS resizing technique and LTD circuit employing. This algorithm can be pursued by the following steps:

1. Follow the steps of Algorithm-A until the associated area budget is consumed;
2. Identify the paths in which some slack time is still remained (larger than 67ps) for them, and also compute their associated SEPP;
3. Sort all identified paths in terms of their SEPP in descending order;
4. For the path in top of the list, insert an LTD circuit and tune it in such a way that the timing budget would not be exceeded;
5. Eliminate this path from the list;
6. Calculate the remained area budget for LTD circuits;
7. If there is still some area budget, go back to step 4, else go to step 8.
8. End.

These steps are also presented in the depicted flowchart of Figure 15.

The simulation results regarding Algorithm-C are presented in Figure 16. In all cases of these results, 70% of area budget is devoted to transistor resizing and the rest 30% to inserting the proposed LTD circuit. As can be found from the results, with more overhead of area and delay, the proposed Algorithm-C can achieve more decrement in SER reduction of the circuit in comparison with Algorithm-A (Figure 16(d)).
Figure 15. The flowchart of our proposed Algorithm-C.

Figure 16. Total SER decrement of Algorithm-C in comparison with Algorithm-A for various delay and area overheads: a) 0% delay-5% area; b) 10% delay-15% area; c) 15% delay-20% area; d) 20% delay-30% area; e) average SER reduction for various benchmark circuits; and f) average SER reduction for various delay overheads and area overheads (the first number is for delay and the second one is for area).
5. Conclusion

In this article, two soft error protection techniques were proposed. One of these techniques, that is a new cost aware gate resizing method, tries to reduce SEOR in combinational logic and the other, that is an SET filter circuit, tries to avoid the propagation of SEs in combinational logic. We also proposed three algorithms for SER reduction in combinational logic that employ our proposed gate sizing method and SET filter circuit. Various simulation results for different scenarios were presented and showed that our proposed algorithms have more efficiency and also affect more on SER reduction in comparison with some other algorithms and techniques. The simulation results show that, at the expense of 20% delay and also 30% area overhead, up to 70% reduction in total SER is obtained by our final proposed algorithm (Algorithm-C), that combines our proposed CATS technique and uses our proposed LTD SET filter circuit.

References


Biographies

Ramin Rajaei received his MSc and PhD degrees in Electrical Engineering/Digital Electronics from Sharif University of Technology (SUT) in 2009 and 2014, respectively. In Fall 2015, he joined the Department of Electrical Engineering, Shahid Beheshti University (SBU) as an Assistant Professor. His research interests include reliability issues in VLSI circuits and emerging technologies (soft errors, process variation, aging), reliability modeling/estimation, and fault tolerant embedded system design.

Mahmoud Tabandeh received his Engineering Diploma in Electronics from INSA, Lyon, France, in 1967, MS degree in Control Systems from LSU, Baton Rouge, Louisiana, in 1969, and PhD degree in Computer Hardware from the University of California, Berkley, in 1974. He is currently an Associate Professor at the Department of Electrical Engineering, Sharif University of Technology, Tehran, Iran. His research interests include digital systems, hardware and software in general, and image and video processing in particular.

Mahdi Fazeli received the MSc and PhD degrees in Computer Engineering from Sharif University of Technology, Tehran, Iran, in 2005 and 2011, respectively. He has been working at the Department of Computer Engineering, Iran University of Science and Technology (IUST), since 2011, where he is currently an Assistant Professor. He has established and chaired the Dependable Systems and Architectures Laboratory (DSA Lab) at IUST, since 2012. His current research interests include reliable issues in VLSI circuits and emerging technologies, dependable embedded systems, Low power circuits and systems, fault-tolerant computer architectures, and reliability modeling and evaluation.