

Research Note

Sharif University of Technology

Scientia Iranica

Transactions D: Computer Science & Engineering and Electrical Engineering http://scientiairanica.sharif.edu



Tunable active grounded lossless and lossy inductance simulators with single grounded capacitor using VDBAs

W. Tangsrirat^{a,*} and W. Surakampontorn^{b,c}

a. School of Engineering, King Mongkut's Institute of Technology Ladkrabang (KMITL), Chalongkrung Road, Ladkrabang, Bangkok 10520, Thailand.

b. College of Advanced Manufacturing Innovation, King Mongkut's Institute of Technology Ladkrabang (KMITL), Chalongkrung Road, Ladkrabang, Bangkok 10520, Thailand.

c. Academy of Science, Royal Society of Thailand, Dusit Palace Ground, Dusit, Bangkok 10300, Thailand.

Received 20 August 2018; received in revised form 16 August 2019; accepted 23 December 2019

KEYWORDS

Voltage Differencing Buffered Amplifier (VDBA); Lossless inductor; Lossy inductor; Grounded inductance simulator; Electronically tunable circuit. **Abstract.** This study presents three active-C synthetic grounded inductance simulator circuits that realize tunable lossless and lossy series and parallel R-L type inductances. Each of these circuits employs two Voltage Differencing Buffered Amplifiers (VDBAs) as active components and a single grounded capacitor as a passive component. In all the proposed circuits, the simulated equivalent resistance and inductance values can be adjusted electronically through the transconductance gains of the VDBAs. They also do not require any critical component matching conditions and cancellation constraints. Details of non-ideal analysis including transfer errors of the VDBA has been analyzed. For circuit performance verification and comparison, some application examples are given together with computer simulation results by PSPICE program.

© 2022 Sharif University of Technology. All rights reserved.

1. Introduction

Inductors are one of the most essential circuit components of analog and mixed-signal integrated circuits and systems. Particularly, they are used to realize a variety of active networks, such as active ladder filters, impedance matching circuitry, and chaotic oscillators [1]. However, in the modern design of integrated circuits, the integration of high-valued inductors is a fundamental problem because of the occupied silicon area. In addition, their values cannot adjust easily after fabrication. Owing to these restrictions, numerous

*. Corresponding author. Tel./Fax: +662-326-4205 E-mail addresses: worapong.ta@kmitl.ac.th (W. Tangsrirat); wanlop.ltpw@gmail.com (W. Surakampontorn) synthetic simulated inductors using different kinds of active elements have been created instead of largevalued physical inductors [2–16]. These simulators can be classified based on whether they realize a grounded or floating inductor configuration or whether they simulate a lossless or lossy type of inductor. In the class of grounded inductance simulators, they have a simpler structure than floating ones. Further, from these simulators, some of them are related to simulation of grounded lossless inductor [2-8]. Moreover, several specific configurations for simulating series and parallel R-L type lossy inductor are also available in [9-16]. Among these simulators, the circuits in [4,6,10]require two active devices and three or more passive elements for simulating grounded lossless and parallel R-L-type lossy inductors. In the realization in [2-3,5,7,9,11–15], only one active device and at least three passive elements are employed to simulate grounded inductances. In addition to the circuits of [2-4,6-16], they are realized with ungrounded resistors, which are impediments in Integrated Circuit (IC) fabrication. Most of them also include a floating capacitor [2-3,6-8,10-14. It is well known that the use of only grounded capacitors particularly makes the circuits suitable for fully IC design [17]. Although the lossless grounded inductor realizations discussed in [8,16] employ only one active component, they still contain two floating passive components for their realizations. Moreover, the synthetic inductors developed in [2-7,9-14] do not possess the property of electronic tunable performance. Some of the above-mentioned simulators also suffer from the need for component-matching constraints [2-3,5-7,12], where some capacitors or resistors are needed to either satisfy certain conditions and/or have identical values. In the literature, the external adjustability of circuits without requirement for any critical component-matching choices has considerable advantages for IC design [18–19].

Recently, the Voltage Differencing Buffered Amplifier (VDBA), which is a novel introduced versatile active building block, has been introduced and also applied to design and synthesis of diverse analog circuit functions and applications [20–21]. The VDBA essentially combines the electronic tuning feature of the classical transconductance amplifier together with the voltage following property of the output voltage buffer. In comparison to the existing active elements, the VDBA-based circuit does not need any additional resistors for voltage-to-current conversion in some voltagemode application circuits similar to the case of the current differencing buffered amplifier-based circuit [22]. Compared to the existing transconductance-based active devices such as Current Differencing Transconductance Amplifier (CDTA), Current Conveyor Transconductance Amplifier (CCTA), and Differential Voltage CCTA (DV-CCTA), the VDBA device allows lowimpedance voltage output, which is directly cascadable in voltage-mode operations owing to the effect of load capacitance or resistance changing can be avoided [20].

To demonstrate the utility and viability of the VDBA device, three canonical grounded inductance simulator circuits with a single grounded capacitor are proposed. Out of the three proposed circuits, the first circuit realizes a lossless or pure inductor, while two circuits realize series and parallel lossy inductors. In all the proposed inductor realizations, only two VDBAs and one grounded capacitor are employed. The simulated equivalent resistance and inductance values can be tuned electronically by adjusting the bias currents of the VDBAs. Computer simulations based on TSMC 0.25- μ m CMOS real process parameters are performed to validate the circuit operation. In addition to the utility of the proposed simulator circuits, some illustrative applications are also given.



Figure 1. Symbolic representation of the VDBA.

2. Voltage Differencing Buffered Amplifier (VDBA)

As a symbolic notation represented in Figure 1, the VDBA is an active building block with four terminals, namely p, n, z, and w [20–21]. The defining operation of the VDBA can be expressed by the following equation:

$$\begin{bmatrix} i_p \\ i_n \\ i_z \\ v_w \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ \alpha g_m & -\alpha g_m & 0 & 0 \\ 0 & 0 & \beta & 0 \end{bmatrix} \cdot \begin{bmatrix} v_p \\ v_n \\ v_z \\ i_w \end{bmatrix},$$
(1)

where g_m is the transconductance value; and α and β are the non-ideal transfer gains of the VDBA, respectively. Note that the values of α and β are equal to unity in the ideal case.

3. Proposed inductance simulators

The proposed circuits for simulating the grounded lossless and lossy inductors are shown in Figures 2– 4. It can be observed that each of the proposed circuits consists of solely two VDBAs and a single grounded capacitor without the requirement of any external resistors. Under ideal conditions ($\alpha \cong \beta \cong 1$), straightforward analysis of the circuits in Figures 2– 4 yields their input impedances to be expressed as follows:

For the circuit of Figure 2:

$$Z_{in1} = \frac{sC_L}{g_{m1}g_{m2}} = sL_{eq1},$$
(2)

For the circuit of Figure 3:

$$Z_{in2} = \frac{1}{g_{m1}} + \frac{sC_S}{g_{m1}g_{m2}} = R_{eq2} + sL_{eq2},$$
(3)

For the circuit of Figure 4:

$$Z_{in3} = \frac{sC_P}{g_{m1}g_{m2} + sC_Pg_{m1}} = R_{eq3}//sL_{eq3},$$
(4)

where g_{mi} (i = 1, 2) stands for the parameter g_m associated with the *i*th VDBA. Therefore, the proposed circuit of Figure 2 simulates the lossless inductor, while the circuits of Figures 3 and 4 realize the series and



Figure 2. Proposed grounded lossless inductance simulator.



Figure 3. Proposed grounded series-R-L type lossy inductance simulator.



Figure 4. Proposed grounded parallel R-L type lossy inductance simulator.

parallel R-L-type lossy inductors, respectively. In addition, all the proposed circuits do not require any critical element-matching constraints and cancellation choices for the desired realizations. The comparison between the previously similar grounded inductance simulators [2–16] and the proposed VDBA-based simulators in terms of performance is summarized in Table 1.

3.1. Simulated lossless inductor

From Eq. (2), the simulated lossless equivalent inductance of Figure 2 is realized as follows: $L_{eq1} =$ $C_L/g_{m1}g_{m2}$. It is deduced that the realized equivalent inductance value can be tuned electronically through g_{m1} and/or g_{m2} of the corresponding VDBAs. Sensitivity analysis shows that all different sensitivity coefficients of the sim ulated lossless inductor with respect to active and passive elements are found as follows:

$$S_{C_L}^{L_{eq1}} = 1, \qquad S_{g_{m1}}^{L_{eq1}} = S_{g_{m2}}^{L_{eq1}} = -1.$$
 (5)

Recall that sensitivity is the percentage that the dependent variable, L_{eq1} value in this case, changes relative

Reference	Type of inductor	No. of active element	No. of resistors		No. of capacitors			Electronic Tunability	Matching condition	Supply voltages (V)	Technology
			grounded	floating	grounded	floating					
[2]	Fig. 2	Lossless	1	1	1	0	1	No	Yes	$\pm 2.5, -0.604, -0.25$	$ ext{TSMC}$ 0.35- $\mu ext{m}$
[3]	Fig. 1	Lossless	1	1	1	0	1	No	Yes	$\pm 1.5, \pm 0.7$	$ ext{TSMC}$ 0.35- $\mu ext{m}$
[4]	Fig. 2	Lossless	3	2	1	1	0	No	No	± 5	AD844
	Fig. 3-4		2	1	1	1	0	No	No	± 1.25	$ ext{TSMC} 0.25 - \mu ext{m}$
[5]	Fig. 2(a)	Lossless	1	1	1	1	0	No	Yes	± 1.5	$TSMC$ 0.35- μm
	Fig. $2(b)-2(e)$		1	1	1	1	0	No	No		,
[6]	Fig. 1	Lossless	2	1	2	0	2	No	Yes	± 15	MC1458 op amp
[7]	Fig. 3(a)	Lossless	1	3	0	0	1	No	Yes	$_{\pm 1.65,}$ +0.45	AMS 0.35- $\mu\mathrm{m}$
	Fig. 3(b)		1	2	0	0	1	No	Yes	+0.45	0.55-µm
[8]	Fig. 3	Lossless	1	0	1	0	1	Yes	No	± 5	OPA860
[9]	Fig. 2(a) Fig. 2(b)	Series lossy Parallel lossy	1 1	1 1	1 1	1 1	0 0	No No	No No	± 2.5	ALA400
[10]	Fig. 2(a) Fig. 2(c)	Parallel lossy Lossless	2 2	0 0	4 5	0 0	1 1	No No	N o N o	± 10	AD844
[11]	Fig. 2-5	Series lossy	1	1	1	0	1	No	No	± 15	AD844
[12]	Fig. 2(a)	Lossless	1	1	1	0	1	No	Yes	$\pm 2.5, \\ \pm 1.44$	$ ext{TSMC} 0.35 - \mu ext{m}$
	Fig. 2(b)	Series lossy	1	0	2	0	1	No	No	1	0.00 pm
	Fig. 2(c)	Lossless	1	1	2	0	1	No	Yes		
	Fig. 2(d)	Parallel lossy	1	3	0 2	0	1	No	No		
	Fig. 2(e) Fig. 2(f)	Parallel lossy Series lossy	1 1	1 1	2	0 0	1 1	No No	No No		
[13]	Fig. 3(a)	Series lossy	1	1	1	1	0	No	No	$\pm 0.75, \\ +0.34$	IBM 0.13- $\mu\mathrm{m}$
	Fig. 3(b)	Parallel lossy	1	1	1	1	0	No	No		
	Fig. 4	Lossless	1	1	1	0	1	No	No		
[14]	Fig. 1(a)	Series lossy	1	2	0	0	1	No	No	± 10	Bipolar B101& B102
	Fig. 1(b)-1(c), Fig. 1(e)	Series lossy	1	1	1	0	1	No	No		
	Fig. 1(d)	Parallel lossy	1	1	2	0	1	No	No		
[15]	Fig. 2	Parallel lossy	1	0	2	0	1	No	No	± 12	AD844
[16]	Fig. 2	Parallel lossy	1	0	2	0	0	No	No	Not reported	$0.5 - \mu \mathrm{m}$
Proposed circuits	Fig. 2	Lossless	2	0	0	1	0	Yes	No	± 0.75	$ ext{TSMC} 0.25 - \mu ext{m}$
	Fig. 3 Fig. 4	Series lossy Parallel lossy									

to the independent variables $(g_{m1}, g_{m2}, \text{and } C_L)$. From Eq. (5), the sensitivity relations are identical except for the sign. Of note, sensitivity of L_{eq1} with respect to C_L is positive. Based on the positive sign, when C_L increases, L_{eq1} also increases. On the other hand, when g_{m1} increases, L_{eq1} decreases, which is expected since the sensitivity to g_{m1} is negative. In other words, the value of L_{eq1} might vary by very nearly 1% for every 1% deviation in either C_L or g_{mi} under these conditions. For example, if g_{m1} or g_{m2} increases by 1%, then L_{eq1} becomes a 1% reduction. Similarly, increase in C_L by 1% causes 1% increase in L_{eq1} .

It is useful to consider the effect of the VDBA non-idealities on the realized inductor. By taking into account the non-ideal gains α and β , the equivalent inductance for the lossless simulator circuit shown in Figure 2 is modified as follows:

$$L_{eq1} = \frac{C_L}{\alpha_1 \alpha_2 \beta_1 \beta_2 g_{m1} g_{m2}},\tag{6}$$

where α_i and β_i represent the non-ideal gains α and β of the related VDBA. This implies that the VDBA non-ideal gains have directly affected the value of L_{eq1} . However, the transconductances g_{mi} of the devices can be fine-tuned to compensate the deviation in the L_{eq1} value of the proposed simulator circuit.

3.2. Simulated series R-L type lossy inductor

From Eq. (3), it can be observed that the grounded series R-L impedance with equivalent series resistance $R_{eq2} = 1/g_{m1}$ and equivalent series inductance $L_{eq2} = C_S/g_{m1}g_{m2}$ is realized from the simulator of Figure 3. It is worth mentioning that the value of R_{eq2} value can be adjusted electronically by g_{m1} , while the value of L_{eq2} may vary without affecting R_{eq2} by g_{m2} . Moreover, the simulator of Figure 3 can be used as a lossless inductor in the operating frequency region of $\omega >> R_{eq2}/L_{eq2} = g_{m2}/C_S$. According to Eq. (3), normalized active and passive sensitivities of R_{eq2} and L_{eq2} are derived and obtained as unity in magnitude. The quality factor (Q_S) of this lossy inductor is found as follows:

$$Q_S = \frac{\omega L_{eq2}}{R_{eq2}} = \frac{\omega C_S}{g_{m2}}.$$
(7)

If the aforementioned non-ideal gains are taken into consideration, the non-ideal equivalent resistance and inductance of the series lossy inductor in Figure 3 are evaluated as follows:

$$R_{eq2} = \frac{1}{\alpha_1 \beta_1 \beta_2 g_{m1}},\tag{8}$$

and:

$$L_{eq2} = \frac{C_S}{\alpha_1 \alpha_2 \beta_1 \beta_2 g_{m1} g_{m2}}.$$
(9)

Note that the small deviation on R_{eq2} value can

sufficiently be minimized by changing g_{m1} , while the error in L_{eq2} value can be compensated by tuning g_{m2} .

3.3. Simulated parallel R-L type lossy inductor From Eq. (4), the simulated equivalent input admittance for the circuit of Figure 4 is obtained as follows:

$$Y_{in3} = \frac{1}{Z_{in3}} = \frac{1}{R_{eq3}} + \frac{1}{sL_{eq3}} = g_{m1} + \frac{g_{m1}g_{m2}}{sC_P}.$$
 (10)

It should be recalled that the circuit of Figure 4 simulates the parallel R-L impedance with the equivalent parallel resistance and inductance values of $R_{eq3} = 1/g_{m1}$ and $L_{eq3} = C_P/g_{m1}g_{m2}$. One can find that R_{eq3} is tunable electronically by means of g_{m1} , while L_{eq3} is adjustable independently through a single transconductance g_{m2} . According to Eq. (10), the proposed circuit of Figure 4 can work as a grounded lossless inductor for $\omega << R_{eq3}/L_{eq3} = g_{m2}/C_P$. Different rates of sensitivity of the simulated R_{eq3} and L_{eq3} to active and passive components are also analyzed and it is found that the resulting sensitivity values are all no more than unity in magnitude. For this parallel inductor, the quality factor (Q_P) can be given as follows:

$$Q_P = \frac{R_{eq3}}{\omega L_{eq3}} = \frac{g_{m2}}{\omega C_p}.$$
(11)

Taking into account the non-ideal gains α and β for the circuit in Figure 4, one can respectively obtain the modified R_{eq3} and L_{eq3} as follows:

$$R_{eq3} = \frac{1}{\alpha_1 \beta_1 g_{m1}},$$
(12)

and:

$$L_{eq3} = \frac{C_P}{\alpha_1 \alpha_2 \beta_1 \beta_2 g_{m1} g_{m2}}.$$
(13)

4. Simulations, discussions, and applications

The validity of all the proposed grounded inductance simulators in Figures 2–4 has been evaluated using PSPICE simulation program. To achieve simulations, the VDBA is derived from the schematic CMOS implementation illustrated in Figure 5 with symmetrical supply voltages of ± 0.75 V and biasing currents I_A of 50 μ A [23]. CMOS transistors in Figure 5 are simulated with the real process parameters of 0.25- μ m CMOS technology from TSMC. Transistor sizes (W/L) are given in Table 2. Based on the internal structure of Figure 5, let's assume that $M_1 - M_2$ of the source couple are well matched and the current mirror $M_3 - M_4$ has unity current transfer gain. Therefore, the value of transconductance g_m of the VDBA can be determined by [23]:

$$g_m = \sqrt{KI_B},\tag{14}$$

where I_B is the external bias current of the VDBA,



Figure 5. CMOS realization for the VDBA adopted from [23].

Table 2. Dimensions of the CMOS transistors of theVDBA circuit in Figure 5.

Transistors	$W(\mu m)/L(\mu m)$				
$M_1 - M_2, M_5 - M_6$	25/0.25				
$M_3,\ M_7$	32/0.25				
$M_4,\ M_8$	35/0.25				
M_9	25/0.25				

and $K = \mu C_{ox} W/L$ is the transconductance coefficient, in which μ is carrier mobility, C_{ox} is the gate oxide capacitance per unit area, and W and L are the channel width and length of M_1 and M_2 devices, respectively. Eq. (14) clearly indicates that the g_m value can be adjusted electronically with adjustment of I_B .

4.1. Proposed lossless inductor in Figure 2

The proposed grounded lossless inductance simulator circuit shown in Figure 2 is simulated with the following component values: $g_m = g_{m1} = g_{m2} \approx 1.50 \text{ mA/V}$ and $C_L = 50 \text{ pF}$. For a given transconductance value, the corresponding bias currents calculated using Eq. (14) are equal to $I_B = I_{B1} = I_{B2} = 90 \mu \text{A}$. Based on Eq. (2), the simulated equivalent inductance is obtained as: $L_{eq1} = 22.22 \mu \text{H}$. Figure 6 shows the



Figure 6. Simulated transient waveforms of v_{in1} and i_{in1} for the proposed lossless inductor of Figure 2.

simulated transient waveforms of the voltage v_{in1} and the current i_{in1} through the proposed lossless inductor of Figure 2, for a sinusoidal input signal with 50 mV peak value at f = 2 MHz. Based on the results of Figure 6, the phase difference between v_{in1} and i_{in1} is equal to 83.5° lagging, where its ideal value is 90° lagging. Total power consumption of the circuit is measured as 0.653 mW. On the other hand, the ideal and simulated frequency characteristics of the input impedance Z_{in1} of the proposed lossless inductor with the same component setting are shown in Figure 7. It is shown that for the acceptable phase error less than 8%, the operating frequency range of the simulator is approximately 100 kHz up to 70 MHz. Furthermore, to illustrate the electronic tuning property of the synthetic inductor, the impedance magnitude frequency characteristics with variation in the equivalent inductance value by tuning I_B as: 50 μ A (for $L_{eq1} = 40 \ \mu$ H), 150 μA (for $L_{eq1} = 13.3 \ \mu H$), and 300 μA (for $L_{eq1} = 6.7$ μ H) are given in Figure 8. The resulting characteristics prove that the variation of L_{eq1} can be performed electronically by changing the control current I_B .

The functionality of the simulated lossless inductor of Figure 2 has been verified by using it in the realization of a tunable voltage-mode bandpass (BP)



Figure 7. Theoretical and simulated frequency responses of Z_{in1} for the proposed lossless inductor of Figure 2.



Figure 8. Impedance magnitude-frequency responses of Figure 2 for three different values of I_B .



Figure 9. Tunable voltage-mode BP and HP filters constructed with the proposed lossless inductor in Figure 2.

and highpass (HP) filter shown in Figure 9 [4]. The voltage transfer functions are given as follows:

$$BP = \frac{V_{out}(s)}{V_{i1}(s)} = \frac{\left(\frac{\omega_o}{Q}\right)s}{s^2 + \left(\frac{\omega_o}{Q}\right)s + \omega_o^2},\tag{15}$$

and:

$$HP = \frac{V_{out}(s)}{V_{i2}(s)} = \frac{s^2}{s^2 + \left(\frac{\omega_o}{Q}\right)s + \omega_o^2},$$
 (16)

where ω_o and Q are the natural angular frequency and the quality factor of the filter, respectively. From Eqs. (15) and (16), the characteristics ω_o and Q of the BP and HP voltage responses are equal to:

$$\omega_o = 2\pi f_o = \frac{1}{\sqrt{L_{eq1}C_1}},\tag{17}$$

and:

$$Q = R_1 \sqrt{\frac{C_1}{L_{eq1}}}.$$
(18)

As an example, the values of the passive elements used in the realized filter are taken as $R_1 = 200 \ \Omega$ and



Figure 10. Gain-frequency responses of the filter realization in Figure 9 for three different values of I_B .

 $C_1 = 1$ nF. The gain-frequency responses of the BP and HP filters obtained from theoretical experiments and simulation with variation in I_B are depicted in Figure 10. In the case of IB = 50 μ A, 150 μ A, and 300 μ A, the filter parameters are calculated as $f_o = 0.8$ MHz, 1.4 MHz and 2 MHz, and Q = 1, 1.73, and 2.45, respectively.

4.2. Proposed series lossy inductor in Figure 3 For the simulation of $R_{eq2} = 666 \ \Omega$ and $L_{eq2} = 22.21 \ \mu$ H by using the grounded series lossy inductor in Figure 3, the designed active and passive components taken from Eqs. (3) and (14) include $I_B = I_{B1} = I_{B2} =$ 90 μ A and $C_S = 50$ pF. Figure 11 shows the simulated



Figure 11. Simulated transient waveforms of v_{in2} and i_{in2} for the proposed series lossy inductor of Figure 3.



Figure 12. Magnitude-frequency responses for Z_{in2} of Figure 3: (a) with I_{B1} tuning and (b) with I_{B2} tuning.

input waveforms through the simulator when applying a 5-MHz sinusoidal signal with 50 mV peak. It appears that the phase angle of the current i_{in2} delays that of the voltage v_{in2} by 48° , where the theoretically predicted value is equal to 46° . Figure 12(a) illustrates the magnitude-frequency characteristics of Z_{in2} for $I_{B2} =$ 90 μ A and various values of I_{B1} (i.e., 50 μ A, 150 μ A and 400 $\mu \rm A).$ According to Eq. (3), the corresponding R_{eq2} and L_{eq2} are obtained as: $(R_{eq2} = 894 \ \Omega$ and $L_{eq2} = 30 \ \mu\text{H}$, $(R_{eq2} = 516 \ \Omega \text{ and } L_{eq2} = 17 \ \mu\text{H})$, and $(R_{eq2} = 316 \ \Omega \text{ and } L_{eq2} = 10.5 \ \mu\text{H})$, respectively. On the other hand, to show the independent electronic tuning of the L_{eq2} value, the circuit component values are chosen as follows: $C_S = 50$ pF, $I_{B1} = 90 \ \mu$ A, and I_{B2} changing from 50 $\mu \mathrm{A},$ 150 $\mu \mathrm{A}$ to 400 $\mu \mathrm{A},$ leading to $R_{eq2} = 666 \ \Omega$ and L_{eq2} varying from 30 μ H, 17 μ H to 10.5 $\mu\mathrm{H}.$ Both of the theoretical and simulated results are given in Figure 12(b). As it is readily seen from these characteristics, the R_{eq2} value is electronically tunable through I_{B1} (g_{m1}) , while the L_{eq2} value is orthogonally adjustable through I_{B2} (g_{m2}) .

To further evaluate the behavior of the proposed series lossy inductor in Figure 3, it is tested on an active RLC current-mode lowpass (LP) filter given in Figure 13. The active and passive component values used for Figure 13 are as follows: $I_{B1} = 90 \ \mu\text{A}$, $C_S = 50 \text{ pF}$, and $C_2 = 47 \text{ pF}$. Figure 14 shows the simulated frequency responses of the filter with three different values of I_{B2} . As a result, the achieved cutoff frequency and the quality factor of this filter are



Figure 13. Tunable current-mode LP filter realization using the proposed series lossy inductor of Figure 3.



Figure 14. Simulated frequency responses of LP filter in Figure 13.



Figure 15. THD variations of LP filter in Figure 13 against applied input signal amplitude.

about: $f_o = 1/2 \ \pi (L_{eq2}C_2)^{1/2} \cong 4.25 \ \text{MHz}$, 5.60 MHz, 7.15 MHz and $Q = (1/R_{eq2})(L_{eq2}/C_2)^{1/2} \cong 1.2$, 0.9, and 0.7, respectively. In addition, the Total Harmonic Distortion (THD) variations of i_{LP} in Figure 13 against an applied sinusoidal input current amplitude at $f_o =$ 4.25 MHz are given in Figure 15.

4.3. Proposed Parallel Lossy Inductor in Figure 4

In the case of the proposed grounded parallel R-L type lossy inductor in Figure 4, the component values are



Figure 16. Theoretical and simulated frequency responses of Z_{in3} for the proposed parallel lossy inductor of Figure 4.



Figure 17. Tunable voltage-mode HP filter realization using the proposed parallel lossy inductor of Figure 4.

chosen as $I_{B1} = I_{B2} = 90 \ \mu\text{A}$ and $\text{CP} = 50 \ \text{pF}$ so as to obtain the ideal values of $R_{eq2} = 666 \ \Omega$ and $L_{eq2} = 22.21 \ \mu\text{H}$. The magnitude and phase characteristics of Z_{in3} relative to frequency are given in Figure 16. The practical usability of the proposed parallel inductor is demonstrated on the voltage-mode HP filter shown in Figure 17. To design a filter with $f_o = \omega_o/2\pi(L_{eq3}C_3)^{1/2} \cong 4.67 \ \text{MHz}$, 6.14 MHz, 7.85 MHz, and $Q = R_{eq3}(C_3/L_{eq3})^{1/2} \cong 0.76$, 1, 1.28, it is realized by taking $C_3 = 40 \ \text{pF}$, $I_{B1} = 90 \ \mu\text{A}$, and $I_{B2} = 50 \ \mu\text{A}$, 150 μA , and 400 μA and the following values are respectively obtained as a result: $R_{eq3} = 666 \ \Omega$ and $L_{eq3} = 30 \ \mu\text{H}$, 17 μH , and 10.5 μH . The simulated frequency responses of the realized HP filter upon tuning I_{B2} value are given in Figure 18.

5. Conclusions

Three configurations for simulating grounded lossless and lossy inductors were presented in this study. All the circuits employed two VDBAs and one grounded capacitor. The realized equivalent element values were tuned electronically by adjusting the bias currents of the VDBAs. Moreover, all the proposed inductance



Figure 18. Simulated frequency responses of HP filter in Figure 17 for different I_{B2} values.

simulator circuits did not need any critical constraints of component matching. The effects of VDBA nonideal gains were examined. Several simulation results based on TSMC 0.25- μ m CMOS technology were performed to verify the theoretical analysis. To demonstrate the viability of the proposed inductors, some examples of applications were also included.

Acknowledgments

This work was supported by King Mongkut's Institute of Technology Ladkrabang Research Fund [grant number KREF116001]. The authors are also immensely grateful to Mr. Natchanai Roongmuanpha for assistance with the circuit simulation who moderated this paper and improved the manuscript significantly.

References

- Moezzi, M. and Bakhtiar, M.S. "A tunable high-Q active inductor with a feed forward noise reduction path", Scientia Iranica, Trans. D: Comp. Science & Eng. Electr. Eng., 21(3), pp. 945-952 (2014).
- Yuce, E., Minaei S., and Cicekoglu, O. "A novel grounded inductor realization using a minimum number of active and passive components", *ETRI Journal*, 27(4), pp. 427-432 (2005).
- Yuce, E. "Inductor implementation using a canonical number of active and passive elements", Int. J. Electron., 94(4), pp. 317-326 (2007).
- Yuce, E. and Minaei, S. "On the realization of simulated inductors with reduced parasitic impedance effects", *Circuits Syst. Signal Process.*, 28(3), pp. 451– 465 (2009).
- Kacar, F. "New lossless inductance simulators realization using a minimum active and passive components", *Microelectron. J.*, 41(2-3), pp. 109-113 (2010).
- Maundy, B. and Gift, S.J.G. "Active grounded inductor circuit", Int. J. Electron., 98(5), pp. 555-567 (2011).
- 7. Myderrizi, I., Minaei, S., and Yuce, E. "DXCCIIbased grounded inductance simulators and filter ap-

plications", *Microelectron*. J., **42**(9), pp. 1074–1081 (2011).

- Yesil, A., Kacar, F., and Gurkan, K. "Lossless grounded inductance simulators employing single VDBA and its experimental band-pass filter application", Int. J. Electron. Commun. (AEU), 68(2), pp. 143-150 (2014).
- Metin, B. "Canonical inductor simulators with grounded capacitors using DCCII", Int. J. Electron., 99(7), pp. 1027-1035 (2012).
- Cam, U., Kacar, F., Cicekoglu, O., et al. "Novel two OTRA-based grounded immittance simulator topologies", Analog Integr. Circ. Sig. Process., 39(2), pp. 169-175 (2004).
- Yuce, E. "Novel lossless and lossy grounded inductor simulators consisting of a canonical number of components", Analog Integr. Circ. Sig. Process., 59(1), pp. 77-82 (2009).
- Metin, B. "Supplementary inductance simulator topologies employing single DXCCII", *Radioengineer*ing, 20(3), pp. 614-618 (2011).
- Alpaslan, H. and Yuce, E. "Inverting CFOA based lossless and lossy grounded inductor simulators", *Circuits Syst. Signal Process.*, **34**(10), pp. 3081–3100 (2015).
- Kuntman, H., Gulsoy, M., and Cicekoglu, O. "Actively simulated grounded lossy inductors using third generation current conveyors", *Microelectron. J.*, **31**(4), pp. 245-250 (2000).
- Pathak, J.K., Singh A.K., and Senani, R. "New canonical lossy inductor using a single CDBA and its application", *Int. J. Electron.*, **103**(1), pp. 1–13 (2016).
- Senani, R., Singh, A.K., Gupta, A., and Bhaskar, D.R. "Simple simulated inductor, low-pass/band-pass filter and sinusoidal oscillator using OTRA", *Circuits and* Systems, 7(3), pp. 83-99 (2016).
- Jaikla, W. and Lahiri, A. "Current feedback opamp based linear voltage-controlled oscillator using analog multipliers and minimum passive components", *Scientia Iranica, Trans. D: Comp. Science & Eng. Electr. Eng.*, 23(3), pp. 1294-1300 (2016).
- Bhushan, M. and Newcomb, R.W. "Grounding of capacitors in integrated circuits", *Electron. Lett.*, 3, pp. 148-149 (1967).
- Sun, Y. "Design of high frequency integrated analogue filters", *IET Circuits, Devices and Systems Series*, 14, pp. 1-35 (2002).

- Kacar, F., Yesil, A., and Noori, A. "New CMOS realization of voltage differencing buffered amplifier and its biquad filter applications", *Radioengineering*, 21(1), pp. 333-339 (2012).
- Sotner, R., Jerabek, J., and Herencsar, N. "Voltage differencing buffered/inverted amplifiers and their applications for signal generation", *Radioengineering*, 22(2), pp. 490-504 (2013).
- Tangsrirat, W., Surakampontron, W., and Fujii, N. "Realization of leapfrog filters using current differential buffered amplifiers", *IEICE Trans. Fundamental.*, **E86-A**(2), pp. 318-326 (2003).
- Tangsrirat, W. "Actively floating lossy inductance simulators using voltage differencing buffered amplifiers", *IETE Journal of Research*, 65(4), pp. 446-459 (2019). DOI: 10.1080/03772063.2018.1433082

Biographies

Worapong Tangsrirat received the BIndTech degree (Honors) in Electronics Engineering as well as MEng and DEng degrees in Electrical Engineering, all from the Faculty of Engineering, King Mongkut's Institute of Technology Ladkrabang (KMITL), Bangkok, Thailand in 1991, 1997, and 2003, respectively. Since 1995, he has been a faculty member at KMITL, where he is currently a Full Professor at the Department of Instrumentation and Control Engineering. His research interests are mainly in analog signal processing and integrated circuits, current-mode circuits, and active filter and oscillator design.

Wanlop Surakampontorn received his BEng and MEng degrees in Electrical Engineering from King Mongkut's Institute of Technology Ladkrabang (KMITL), Bangkok, Thailand, in 1976 and 1978, respectively, and the PhD in Electronics from the University of Kent at Canterbury, Kent, UK in 1983. Now, he has been a member of the College of Advanced Manufacturing Innovation, KMITL, where he is currently a Senior Professor of Electronic Engineering. His research interests are in the areas of analog and digital integrated circuit designs, real-time application of PC computers and microprocessors, digital signal processing, electronic instrumentation, and VLSI signal processing. He is a senior member of the IEEE and is a member of the IEICE.