

Sharif University of Technology Scientia Iranica Transactions D: Computer Science & Engineering and Electrical Engineering http://scientiairanica.sharif.edu



0.3 V tunable OTA and Gm-C filter in 0.13 μm CMOS

F. Rezaei*

Department of Electrical and Computer Engineering, University of Kashan, Kashan, Iran.

Received 27 October 2017; received in revised form 14 March 2019; accepted 25 June 2019

KEYWORDS Ultra-low-voltage design; Operational transconductance amplifier; Gm-C filter; Layout; Tunable.

Abstract. This study presents an ultra-low-voltage Operational Transconductance Amplifier (OTA) and Gm-C filter, both operating with a single supply voltage of 0.3 V. Using the pseudo-differential structure, the common mode rejection is the main challenge in the low-voltage condition and it is resolved by a new common mode feedback circuit. OTA can be tuned through the gate terminal of body-driven PMOS input transistors. Postlayout simulation showed 23.4 dB differential gain and 47.4 dB CMRR at low frequencies. By changing the tune voltage from 50 mV to 0 V, the transconductance of OTA could be tuned from 7.9 to 17.4 μ A/V. By applying input voltages up to 0.36 Vpp, the Total Harmonic Distortion (THD) of the output current remained less than -60 dB. The proposed OTA was employed to implement a tunable low-pass Gm-C filter. The cut-off frequency of Gm-C filter could be tuned from 1.13 to 1.9 MHz, making it applicable to multi-standard direct conversion receivers as the channel selection filter. According to the results of postlayout simulations, the power consumption of the filter and its input-referred voltage noise were 111.3 μ W and 168.7 nV/ \sqrt{Hz} , respectively. The post-layout simulation showed the IIP3 with 8.5 dBm at a cutoff frequency of 1.9 MHz.

© 2021 Sharif University of Technology. All rights reserved.

1. Introduction

Using low-voltage small batteries with a longer chargedischarge cycle is essential for portable devices such as cell phones, laptops, medical equipment, etc. [1– 5]. Moreover, modern systems fabricated by deep sub-micron CMOS technologies must be designed such that they operate with low supply voltage due to the reliability issues regarding a layer of thinner gate oxide in transistors [3,6,7]. Operational Transconductance Amplifier (OTA) is a key building block of the analog parts of numerous circuits and systems [8–10]. The performance of OTA directly determines the overall performance of analog front-end parts of receivers such

*. Fax: +98 3155511121 E-mail address: f.rezaei@kashanu.ac.ir

doi: 10.24200/sci.2019.5452.1278

as Voltage-Controlled Oscillators (VCO), Gm-C filters, variable gain amplifiers, and mixers [11].

Utilization of weakly inverted devices, body biased transistors, charge pump methods, floating gate transistors, and pseudo-differential non-cascode structures are the main low-voltage design techniques [6,12]. However, the aforementioned techniques either degrade the performance of the circuit or prevent the designers from employing special technologies. While the subthreshold operation of devices slows down the circuit and increases the area usage on chip, the bodydriven devices suffer from poor transconductance and large input capacitance [3,13–15]. The charge pump technique may be subject to reliability problems in some cases, and a low-voltage design using floating gate transistors is possible only with double poly technologies [6,16].

The channel selection filter is a significant building block of multi-standard direct conversion receivers and it is responsible for rejecting unwanted signals from the desired channel. The Gm-C structure is frequently used to implement the channel selection filter as it makes low-power and high-frequency operation. However, compared to their active-RC counterparts, the Gm-C filters suffer from poor linearity due to the openloop operation of Gm cells [17,18]. Thus, OTAs that are used in Gm-C filters should be designed to have high linearity and wide tunability, both of which are hardly achievable under low-voltage conditions.

In this study, a 0.3 V single supply voltage OTA was designed, benefiting from low-power highly linear operation and tuning capability. OTA comprises a body-driven pseudo-differential-based transconductor core and a novel Common-Mode Feedback (CMFB) circuit. Through the body-driven technique, CMFB circuit senses the common-mode voltage of output nodes and returns two feedback voltages to the bias network of transconductor in order to effectively stabilize the common-mode voltage of output nodes. OTA was also employed to implement a tunable linear Gm-C filter. The cutoff frequency of the proposed Gm-C filter was tunable within the range of 1.13 to 1.9 MHz; thus, it was utilized in the multi-standard direct conversion receivers. The results obtained from the Monte Carlo simulation showed the robustness of the proposed circuits against the fabrication errors, and the outcome of the post-layout simulation pointed to good performance after the appearance of parasitic effects.

The rest of this paper is organized as follows. In Section 2, the subthreshold operation of the bodydriven Metal-Oxide-Semiconductor (MOS) transistor is investigated. In Section 3, the proposed OTA and its physical layout are presented. The low-pass Gm-C filter design is presented in Section 4. The simulation results are shown in Section 5. Finally, Section 6 concludes the paper.

2. Subthreshold operation of a body-driven MOS transistor

When the gate-source voltage of an MOS transistor drops below its threshold voltage, the channel becomes weakly 0 and the diffusion current flows from drain to source. In low-voltage designs in which the supply voltage is lower than the threshold voltage of transistors, the transistors inevitably work in the "subthreshold region". The I/V characteristic of the subthresholdmode transistor is given as follows [19]:

$$i_{DS} = I_S \left(\frac{W}{L}\right) exp\left(q \frac{v_{GS} - v_{TH}}{nkT}\right) \left[1 - exp\left(-q \frac{v_{DS}}{kT}\right)\right],$$
(1)

where I_S is the characteristic current that depends on the technological parameters, n is the weak inversion slope, k is Boltzmann constant, q is the charge of electron, T is temperature, and other parameters keep their common signification. The gate and body transconductance g_m and g_{mb} are respectively obtained as follows [19]:

$$g_m = \frac{\partial i_{DS}}{\partial v_{GS}} = \frac{I_{DS}}{nv_t},\tag{2}$$

and:

$$g_{mb} = \frac{\partial i_{DS}}{\partial v_{BS}} = \frac{\gamma}{2\sqrt{2\phi_F + V_{SB_{NMOS}}}} g_m, \qquad (3)$$

where I_{DS} is the dc operating point current, v_t is the thermal voltage of 26 mV at room temperature, γ is the body effect coefficient, ϕ_F is the Fermi potential, and V_{SB} is the dc value of source-body voltage. The latter relation shows that g_{mb} increases at higher currents and lower values of V_{SB} . The drain-source smallsignal resistance is directly proportional to the length and inversely to the current ($\sqrt{r_{ds}} \propto L/I_{DS}$); thus, the intrinsic gain of the transistor is proportional to $L/\sqrt{I_{DS}}$.

Since the proposed 0.3 V OTA is based on bodydriven transistors, the transconductance g_{mb} , drainsource resistance r_{ds} , and intrinsic gain $(g_{mb} \times r_{ds})$ are evaluated using 0.13 μm CMOS technology at a constant aspect ratio of 100 and different transistor lengths. Through test circuits in Figure 1, g_{mb} and r_{ds} were simulated at four transistor lengths of 0.13, 0.5, 1, and 2 μ m. The results including the intrinsic gain are shown in Figure 2. According to Eq. (1), the current depends only on the aspect ratio; however, according to the simulation results, it is significantly reduced at length values close to the minimum feature size due to the second-order effects. Hence, g_{mb} in the case of $L = 0.13 \ \mu m$ is much lower than that at other lengths. Except for r_{ds} in $L = 0.13 \ \mu \text{m}$ which is higher than that in $L = 0.5 \ \mu m$ due to the lower current in the former one, the drain-source resistance increases when the transistor length increases. The intrinsic gain $g_{mb} \times r_{ds}$ accordingly is higher at larger length values of the transistor.



Figure 1. Test circuits for simulation of (a) g_{mb} and (b) r_{ds} .



Figure 2. g_{mb} , r_{ds} , and intrinsic gain $(g_{mb} \times r_{ds})$ for PMOS transistor operating at 0.3 V with four length values.

3. Proposed 0.3 V OTA

3.1. OTA schematic

The proposed low-voltage OTA is shown in Figure 3. The transconductor core is composed of transistors M1 to M4 and the CMFB circuit is composed of M5 to M14. Using NWell technology, the input voltages are applied to the body terminals of PMOS transistors M1 and M2. In such a low-voltage condition, the bodydriven technique seems to be the only solution for achieving a rail-to-rail linear operation. The output nodes are connected to the body terminals of M5 and M6, whose common drain node senses the commonmode voltage of output nodes. To effectively suppress the output CM voltage variations, the CM feedback is applied in two directions. First, the feedback voltage at node "cfl" is applied to the body terminals of M13 and M14. In the body-driven source follower stage, the second feedback voltage is made at node "cf2" and applied to the gates M3 and M4. In this regard, the output CM voltage would be stabilized at 0.15 V, equal to half of the supply voltage. The variation of output CM voltage resulting from either the input CM voltage variation or fabrication errors would be compensated by the CMFB circuit action. For instance, when the output CM voltage is more than 0.15 V, the voltages of nodes "cf1" and "cf2" increase proportionally. Consequently, the currents of M13 and M14 and those of M3 and M4 would decrease and increase, respectively, to return the output CM voltage to 0.15 V.

3.2. Differential and common mode gains The differential gain can be obtained as follows:

$$A_d = -g_{mb_{1,2}} R_{out},\tag{4}$$

where $R_{out} = r_{ds1} ||r_{ds3}||r_{ds13}$. To achieve a higher differential gain, the channel length of transistors M1 to M4 is set to 2 μ m. Regarding two CM feedback paths, the CM gain can be obtained as follows:

$$A_{c} = \frac{-g_{mb_{1,2}}R_{out}}{1 + (g_{mb13,14}A_{cf1} + g_{m3,4}A_{cf2})R_{out}},$$
(5)

where A_{cf1} and A_{cf2} are the voltage gains from the output CM voltage to the feedback nodes "cf1" and "cf2" which are given as follows:

$$A_{cf1} = \frac{v_{cf1}}{v_{ocm}} = \frac{2g_{mb5,6}}{g_{ds7} + g_{m8}} \frac{g_{m9}}{g_{ds9} + g_{ds10}},$$
(6)



Figure 3. Proposed Operational Transconductance Amplifier (OTA).

 Table 1. Aspect ratio of transistors.

Transistor	$ m W/L~(\mu m/\mu m)$
M1,2	80/2
M3,4	200/2
M5,6	50/1
M7	60/0.5
M8	10/0.5
M9	90/2
M10	70/2
M11, 12	30/0.5
M13, 14	24/2

$$A_{cf2} = \frac{v_{cf2}}{v_{ocm}} = A_{cf1} \times \frac{g_{mb11}}{g_{mb11} + g_{m11} + g_{ds11} + g_{ds12}}.$$
(7)

To reduce the CM gain, the transistor M7 was incorporated into the CMFB circuit to decrease the current of M8 and g_{m8} , respectively. In addition, the length of transistors M9 and M10 was set to 2 μ m to reduce g_{ds9} and g_{ds10} . The aspect ratio of the transistors of the proposed OTA is given in Table 1.

3.3. Linearity and tunability performance

The proposed OTA must include tunable transconductance so as to be applicable to tunable Gm-C filters. The tuning mechanism is fully achieved by applying the tuned voltage to the gate node of input transistors M1 and M2. According to Eqs. (2) and (3), voltage tuning changes the currents of M1 and M2 and consequently, changes $g_{m1,2}$ and $g_{mb1,2}$.

The first- to third-order coefficients of the power series that give the current of the body-driven subthreshold transistor as a function of its source-body voltage can be obtained by partial differentiating of Eq. (1), according to which the output current flowing into the load from "outp" to "outn":

$$i_{out} = \frac{1}{2} \frac{n-1}{n} \frac{I_D}{v_t} v_{in} + \frac{1}{8} \frac{I_D}{v_t^3} \frac{(n-1)^3}{6n^3} v_{in}^3.$$
(8)

The third-order harmonic distortion can be estimated as follows:

$$HD3 = \frac{A^2}{96v_t^2} \left(\frac{\gamma}{\gamma + \sqrt{2\phi_F + V_{BS}}}\right)^2.$$
 (9)

According to Eq. (9), at larger values of VBS, the HD3 is low and the output current is quite linear.

3.4. Noise performance

The thermal and flicker components of input-referred voltage noise can be obtained as follows:

$$\overline{v_{nth,in}^2} = \frac{8kT\gamma}{g_{mb1,2}^2} \Big(g_{m1,2} + g_{m3,4} + g_{m13,14} \Big), \qquad (10)$$

$$\overline{v_{nf,in}^2} = \frac{2K}{C_{ox}g_{mb1,2}^2 f} \left(\frac{g_{m1,2}^2}{W_{1,2}L_{1,2}} + \frac{g_{m13,14}^2}{W_{13,14}L_{13,14}} + \frac{g_{m3,4}^2}{W_{3,4}L_{3,4}}\right).$$
(11)

In Eq. (10), γ is the excess noise factor which is about n/2 in the subthreshold region. In Eq. (11), K is the process-dependent constant and f is the frequency. According to Eq. (10), thermal noise can be reduced by increasing the body-transconductance of M1-2. There is a trade-off between the differential gain/noise and the common-mode gain. The higher current for M1-2 and lower one for M13-14 would result in higher $g_{mb1,2}$, bringing about higher differential gain and lower thermal noise. However, this outcome also results in lower $g_{mb13,14}$ and consequently, higher commonmode gain regarding Eq. (5). As a compromise among the differential gain, noise, and common-mode gain, the ratio of M1-2 current to M13-14 is estimated as 10 to 3. However, according to Eq. (11), in case of flicker noise, this ratio can be minimized by enlarging transistors. For differential gain requirements, the sizes of transistors are sufficiently large with the flicker noise being negligible.

3.5. Physical layout of the proposed OTA

The layout of the proposed OTA, prepared with 1P8M 0.13 μ m CMOS technology, is shown in Figure 4. The area usage is approximately 46 μ m × 78.5 μ m and two layers of metal are used for interconnections.

4. Gm-C filter design

The main features of the proposed OTA are ultralow-voltage, high linearity, tuning capability, and high CMRR. However, as a significant building block, its applicability to larger circuits should be investigated. To this end, the proposed OTA was employed to implement a third-order low-pass Gm-C filter. The filter is shown in Figure 5, in which Gm3-6 utilized two floating inductors with the value of C_i/g_{m^2} . The capacitors C1 and C2 are set to 0.5pF and C3 and Ci are set to 0.2 and 0.6pF, respectively. Simulation results showed that the cutoff frequency of the filter could be tuned from 1.13 to 1.9 MHz by changing the tune voltage from 0 to 50 mV. The layout of the filter is shown in Figure 6 in which the MIMCAP has been used for all capacitors. The area usage of the filter is $247 \ \mu m \times 155 \ \mu m.$

5. Simulation results

5.1. OTA simulation results

The proposed OTA is post-layout simulated by 0.13 μm CMOS technology. At a single supply voltage of



Figure 4. Layout of the proposed Operational Transconductance Amplifier (OTA).



Figure 5. Third-order low-pass Gm-C filter.



Figure 6. Physical layout of proposed third-order low-pass Gm-C filter.

0.3 V, the power consumption of OTA is 17.9 μ W. The transconductance of the OTA was simulated versus the differential input voltage in six tuning conditions, the results of which are shown in Figure 7. According to the results, by changing the tune voltage from 50 mV to 0 V, G_m could be tuned from 7.9 to 17.4 μ A/V. The flat curves up to about 0.3 Vpp input voltage show the high linearity of the proposed OTA for rail-to-rail input voltage.

By connecting 5pF capacitance load among the output terminals, the magnitude of the differential output voltage was simulated, as shown in Figure 8. The results showed that the gain and Unity Gain Bandwidth (UGBW) were 23.4 dB dc and 1.04 MHz,



Figure 7. Post-layout simulation of transconductance versus differential input voltage.



Figure 8. Post-layout simulation of magnitude of differential output voltage.

respectively. As shown in Figure 9, the voltage of the input-referred noise was 35.3 nV/p(Hz) at 100 kHz.

The Total Harmonic Distortion (THD) of the output current of OTA was simulated for various input voltage amplitudes, the results of which are shown in Figure 10. The THD values are lower than -58 dB for input voltages up to 0.4 Vpp. The post-layout simulation results are summarized in Table 2.

To evaluate the performance of the proposed OTA against the fabrication errors, the Monte Carlo simulations were performed on the main features of OTA in the standard process and mismatch errors. By applying a 0.2 Vpp input voltage at 100 kHz to the OTA which was already tuned at the highest transconductance, the THD of output current was simulated 100 times and the histogram plot of results is shown in Figure 11.



Figure 9. Post-layout simulation of input referred voltage noise.



Figure 10. Post-layout simulation of Total Harmonic Distortion (THD) of OTA's output current.

F. Rezaei/Scientia Iranica, Transactions D: Computer Science & ... 28 (2021) 3333-3341

1 1 1	1 ()			
Characteristic	Post-layout simulation results			
Supply voltage (V)	0.3			
Power consumption (μW)	17.9			
Transconductance $(\mu A/V)$	7.9 - 17.4			
DC gain (dB)	23.4			
Unity gain bandwidth (MHz)	1.04			
Phase margin (degree)	97.4			
Load capacitance (pF)	5			
CMRR (dB)	47.4			
Input referred voltage noise $(nV/\sqrt{(Hz)})$ @100 kHz	35.3			
THD (dB) for 0.2 Vpp input voltage $@$ 100 kHz	-70.1			

Table 2. Simulation results of proposed Operational Transconductance Amplifier (OTA).

Table 3. Monte Carlo simulation results for 100 runs.

Characteristic	Mean	Standard deviation
DC differential gain	$19.8 \mathrm{dB}$	$5.7 \mathrm{dB}$
Unity gain bandwidth	$1.04 \mathrm{~MHz}$	$173 \mathrm{kHz}$
DC common mode gain	-23.9 dB	$4.47 \mathrm{dB}$
CMRR	$40.7 \mathrm{~dB}$	$7.68 \mathrm{dB}$



Figure 11. Monte Carlo simulation results of OTA's Total Harmonic Distortion (THD).

The mean and the standard deviation of samples are -68 and 2.4 dB, respectively, showing the robustness of the circuit against the fabrication errors. The results of Monte Carlo simulation for DC gain, UGBW, common-mode gain, and CMRR are given in Table 3.

5.2. Gm-C filter simulation results

The results of the post-layout simulation of the magnitude response of Gm-C filter are shown in Figure 12. The tune voltage varied from 0 to 30 mV through which the cutoff frequency was tuned from 1.13 to 1.9 MHz. Due to the parasitic resistance effects, the pass-band gain was reduced in post-layout simulation. The main



Figure 12. Post-layout simulation of magnitude response of Gm-C filter.

properties of the proposed filter are summarized in Table 4. The result of post-layout IIP3 simulation is shown in Figure 13. The IIP3 is simulated by applying a 100 kHz two-tone input voltage. For the cutoff frequency of 1.9 MHz, the IIP3 is as high as 8.5 dBm, which shows the high linearity of the filter.

5.3. Comparison with similar works

Table 5 compares the post-layout simulation results of the proposed OTA and several previously presented low-voltage designs. At a 0.3 V supply voltage, the proposed OTA achieves tuning capability, which makes it applicable to tunable circuits. Other advantages of the proposed OTA are low-power operation, high linearity, low noise performance, and high phase margin. As a compromise between the DC gain and linearity, DC gain is lessened to make OTA suitable for Gm-

F. Rezaei/Scientia Iranica, Transactions D: Computer Science & ... 28 (2021) 3333-3341

Table 1. Hall properties of the proposed of the contentCharacteristicPost-layout simulation resultsSupply voltage (V)0.3Power consumption (μW)111.3Cutoff frequency (MHz)1.13-1.9Input referred voltage noise ($nV/\sqrt{(Hz)}$) @100 kHz168.7IIP3 (dBm) @ 100 kHz8.5, Vtune=0 V, f_C =1.9 MHz-7.4, Vtune=30 mV, f_C =1.1 MHz

Table 4. Main properties of the proposed Gm-C filter.

Table 5. The proposed Operational Transconductance Amplifier (OTA) post-layout simulation results compared with similar works in literatures.

Characteristic	This work	[12]	[12]	[14]	[6]	[3]
CMOS technology	$0.13~\mu{ m m}$	$65 \ \mathrm{nm}$	65 nm	$0.13 \ \mu m$	$0.18 \ \mu m$	$0.18 \ \mu m$
Supply voltage (V)	0.3	0.35	0.5	0.25	0.5	0.5
Power consumption (μW)	17.9	17	182	0.018	110	60
Transconductance $(\mu A/V)$	7.9 - 17.4	-	-	-	Not tunable	-
DC gain (dB)	23.4	43	46	60	52	47.7
Unity gain bandwidth (MHz)	1.04	3.6	38	1.88 kHz	2.5	17.8
Phase margin $(degree)$	97.4	56	57	53	-	60
Load capacitance (pF)	5 (between output nodes)	3	3	15	20	20
CMRR (dB)	47.4	_	_	-	78	138
Input referred voltage noise $(nV/\sqrt{(Hz)})$ @100 kHz	35.3	926	938	$3.3~\mu\mathrm{V}/\sqrt{(\mathrm{Hz})}$	80 @ 1 MHz	80 @ 1 MHz
THD	-70.1 dB for 0.2 Vpp input voltage @ 100 kHz	0.6%	0.4%	0.2%	1% at 0.4 Vpp output voltage	HD3=-42.4 dB for 820 mVpp diff. output voltage @2 MHz
Area usage (mm^2)	0.0036	0.005	0.005	0.083	0.026	_
FOM	24	0.26	0.27	0.46	0.35	26.4*

Note.* Area considered to be 0.0036 mm^2 .



Figure 13. Post-layout simulation of filter's IIP3.

C filter applications. To consider the main features for comparison, a Figure Of Merit (FOM) was defined which comprised the dc gain, unity gain bandwidth, capacitance load at the numerator, the square of supply voltage, power consumption, distortion, noise, and area usage in the denominator. FOM values listed in Table 5 indicate that the proposed OTA exhibits state-of-theart performance.

$$FOM =$$

$$\frac{DCgain \times UGBW \times C_L}{V_{Supply}^2 \times Power \times \% distortion \times noise \times area}.$$
 (12)

6. Conclusion

The present study aimed to propose a novel ultralow-voltage OTA with 0.13 μ m CMOS technology. According to the post-layout simulation results, the OTA operated at a 0.3 V supply voltage and consumed 17.9 μ W. The core of the utilized transconductor was based on the body-driven pseudo-differential structure in which the transconductance could be tuned through the gate terminal of input PMOS transistors. Although the common mode rejection was a challenging task in such a low-voltage condition, the common mode feedback was efficiently applied in two directions such that the dc CMRR would increase up to 47.4 dB. By changing the tune voltage from 0 to 50 mV, the OTA transconductance varied from 17.4 to 7.9 μ A/V. By setting the input voltages to 0.36 Vpp, the rate of THD still remained below -60 dB. A third-order low-pass Gm-C filter was designed using the proposed OTA, consuming 111.3 μ W at a 0.3 V supply voltage. The cutoff frequency of the filter was tunable from 1.13 to 1.9 MHz which made it suitable for multi-standard direct conversion receivers. The IIP3 of the filter was simulated to be 8.5 dBm at 1.9 MHz cut-off frequency.

References

- Khateb, F. "Bulk-driven floating-gate and bulk-driven quasi-floating-gate techniques for low-voltage lowpower analog circuits design", Int. J. Electron. Commun. (AEU), 68(1), pp. 64-72 (2014).
- 2. Kulej, T. and Khateb, F. "Bulk-driven adaptively biased OTA in 0.18 μ m CMOS", *Electron. Lett.*, **51**(6), pp. 458-460 (2015).
- Rezaei, F. and Azhari, S.J. "Ultra low voltage, high performance operational transconductance amplifier and its application in a tunable Gm-C filter", *Mi*croelectronics Journal, 42, pp. 827–836 (2011).
- Khateb, F., Khatib, N., Koton, J., et al. "Quadrature oscillator based on novel low-voltage ultra-low-power quasi-floating-gate DVCC", *Scientia Iranica*, 25(6), pp. 3477-3489 (2018). DOI: 10.24200/SCI.2017.4377
- Grasso, A.D., Pennisi, S., Scotti, G., et al. "0.9-V class-AB miller OTA in 0.35-m CMOS with thresholdlowered non-tailed differential pair", *IEEE Trans. Cir*cuits Syst. I, 64(7), pp. 1740–1747 (2017).
- Chatterjee, S., Tsividis, Y., and Kinget, P. "0.5-V analog circuit techniques and their application in OTA and filter design", *IEEE J. Solid-State Circuits*, 40(12), pp. 2373-2387 (2005).
- Kulej, T. "0.5-V bulk-driven CMOS operational amplifier", IET Circuits Devices Syst., 7(6), pp. 352-360 (2013).
- Rezaei, F. and Azhari, S.J. "Transconductor linearization based on adaptive biasing of source-degenerative MOS transistors", *Circuits Syst Signal Process*, 34, pp. 1149-1165 (2015).
- Rezaei, F. and Azhari, S.J. "A new controllable adaptive biasing linearization technique for a CMOS OTA and its application to tunable Gm-C filter design", *Microelectronics Journal*, 46, pp. 810-818 (2015).
- Meghdadi, M. and Sharif Bakhtiar, M. "Minimum power Miller-compensated CMOS operational amplifiers", *Scientia Iranica*, **21**(6), pp. 2243-2249 (2014).

- Azcona, C., Calvo, B., Celma, S., et al. "Low-voltage low-power CMOS rail-to-rail voltage-to-current converters", *IEEE Trans. Circuits Syst. I*, **60**(9), pp. 2333-2342 (2013).
- Abdelfattah, O., Roberts, G.W., Shih, I., et al. "An ultra-low-voltage CMOS process-insensitive self-biased OTA with rail-to-rail input range", *IEEE Trans. Cir*cuits Syst. I, 62(10), pp. 2380–2390 (2015).
- Ferreira, L.H.C., Pimenta, T.C., and Moreno, R.L. "An ultra-lows-voltage ultra-low-power CMOS miller OTA with rail-to-rail input/output wing", *IEEE Trans. Circuits Syst. II*, **54**(10), pp. 843–847 (2007).
- Ferreira, L.H.C. and Sonkusale, S.R. "A 60-dB gain OTA operating at 0.25-V power supply in 130-nm digital CMOS process", *IEEE Trans. Circuits Syst. I*, 61(6), pp. 1609-1617 (2014).
- Khateb, F., Kulej, T., and Vlassis, S. "Extremely lowvoltage bulk-driven tunable transconductor", *Circuits* Syst Signal Process, 36(2), pp. 511-524 (2017).
- Kumngern, M. and Khateb, F. "0.5 V fully differential current conveyor using bulk-driven quasi-floating-gate technique", *IET Circuits Devices Syst.*, **10**(1), pp. 78-86 (2016).
- Mobarak, M., Onabajo, M., Martinez, J.S., et al. "Attenuation-predistortion linearization of CMOS OTAs with digital correction of process variations in OTA-C filter applications", *IEEE J. Solid-State Circuits*, 45(2), pp. 351-367 (2010).
- Rezaei, F. and Azhari, S.J. "Ultra low-voltage, rail-torail input/output stage operational transconductance amplifier (OTA) with high linearity and its application in a Gm-C filter", 11th Int'l Symposium on Quality Electronic Design (ISQED), pp. 231-236 (2010).
- Tsividis, Y. and Mcandrew, C., Operation and Modeling of the MOS Transistor, 3th Edn., Oxford University Press, New York, USA (2011).

Biography

Farzan Rezaei received MSc and PhD degrees from Iran University of Science and Technology, Tehran, Iran in 2009 and 2015, respectively. He is currently with the Department of Electrical and Computer Engineering, University of Kashan, Iran, where he holds the position of Assistant Professor. His research interest is the design of integrated circuits for communication and biomedical applications.